5,039 research outputs found

    From FPGA to ASIC: A RISC-V processor experience

    Get PDF
    This work document a correct design flow using these tools in the Lagarto RISC- V Processor and the RTL design considerations that must be taken into account, to move from a design for FPGA to design for ASIC

    R&D Paths of Pixel Detectors for Vertex Tracking and Radiation Imaging

    Full text link
    This report reviews current trends in the R&D of semiconductor pixellated sensors for vertex tracking and radiation imaging. It identifies requirements of future HEP experiments at colliders, needed technological breakthroughs and highlights the relation to radiation detection and imaging applications in other fields of science.Comment: 17 pages, 2 figures, submitted to the European Strategy Preparatory Grou

    DESIGN AUTOMATION FOR LOW POWER RFID TAGS

    Get PDF
    Radio Frequency Identification (RFID) tags are small, wireless devices capable of automated item identification, used in a variety of applications including supply chain management, asset management, automatic toll collection (EZ Pass), etc. However, the design of these types of custom systems using the traditional methods can take months for a hardware engineer to develop and debug. In this dissertation, an automated, low-power flow for the design of RFID tags has been developed, implemented and validated. This dissertation presents the RFID Compiler, which permits high-level design entry using a simple description of the desired primitives and their behavior in ANSI-C. The compiler has different back-ends capable of targeting microprocessor-based or custom hardware-based tags. For the hardware-based tag, the back-end automatically converts the user-supplied behavior in C to low power synthesizable VHDL optimized for RFID applications. The compiler also integrates a fast, high-level power macromodeling flow, which can be used to generate power estimates within 15% accuracy of industry CAD tools and to optimize the primitives and / or the behaviors, compared to conventional practices. Using the RFID Compiler, the user can develop the entire design in a matter of days or weeks. The compiler has been used to implement standards such as ANSI, ISO 18000-7, 18000-6C and 18185-7. The automatically generated tag designs were validated by targeting microprocessors such as the AD Chips EISC and FPGAs such as Xilinx Spartan 3. The corresponding ASIC implementation is comparable to the conventionally designed commercial tags in terms of the energy and area. Thus, the RFID Compiler permits the design of power efficient, custom RFID tags by a wider audience with a dramatically reduced design cycle

    Technical Design Report for the PANDA Micro Vertex Detector

    Get PDF
    This document illustrates the technical layout and the expected performance of the Micro Vertex Detector (MVD) of the PANDA experiment. The MVD will detect charged particles as close as possible to the interaction zone. Design criteria and the optimisation process as well as the technical solutions chosen are discussed and the results of this process are subjected to extensive Monte Carlo physics studies. The route towards realisation of the detector is outlined

    A Proposal for a Three Detector Short-Baseline Neutrino Oscillation Program in the Fermilab Booster Neutrino Beam

    Get PDF
    A Short-Baseline Neutrino (SBN) physics program of three LAr-TPC detectors located along the Booster Neutrino Beam (BNB) at Fermilab is presented. This new SBN Program will deliver a rich and compelling physics opportunity, including the ability to resolve a class of experimental anomalies in neutrino physics and to perform the most sensitive search to date for sterile neutrinos at the eV mass-scale through both appearance and disappearance oscillation channels. Using data sets of 6.6e20 protons on target (P.O.T.) in the LAr1-ND and ICARUS T600 detectors plus 13.2e20 P.O.T. in the MicroBooNE detector, we estimate that a search for muon neutrino to electron neutrino appearance can be performed with ~5 sigma sensitivity for the LSND allowed (99% C.L.) parameter region. In this proposal for the SBN Program, we describe the physics analysis, the conceptual design of the LAr1-ND detector, the design and refurbishment of the T600 detector, the necessary infrastructure required to execute the program, and a possible reconfiguration of the BNB target and horn system to improve its performance for oscillation searches.Comment: 209 pages, 129 figure

    The Cleo Rich Detector

    Full text link
    We describe the design, construction and performance of a Ring Imaging Cherenkov Detector (RICH) constructed to identify charged particles in the CLEO experiment. Cherenkov radiation occurs in LiF crystals, both planar and ones with a novel ``sawtooth''-shaped exit surface. Photons in the wavelength interval 135--165 nm are detected using multi-wire chambers filled with a mixture of methane gas and triethylamine vapor. Excellent pion/kaon separation is demonstrated.Comment: 75 pages, 57 figures, (updated July 26, 2005 to reflect reviewers comments), to be published in NIM

    Automatic mapping of graphical programming applications to microelectronic technologies

    Get PDF
    Adaptive computing systems (ACSs) and application-specific integrated circuits (ASICs) can serve as flexible hardware accelerators for applications in domains such as image processing and digital signal processing. However, the mapping of applications onto ACSs and ASICs using the traditional methods can take months for a hardware engineer to develop and debug. In this dissertation, a new approach for automatic mapping of software applications onto ACSs and ASICs has been developed, implemented and validated. This dissertation presents the design flow of the software environment called CHAMPION, which is being developed at the University of Tennessee. This environment permits high-level design entry using the Cantata graphical programming software fromKRI. Using Cantata as the design entry, CHAMPION hides from the user the low-level details of the hardware architecture and the finer issues of application mapping onto the hardware. Validation of the CHAMPION environment was performed using multiple applications of moderate complexity. In one case, theapplication mapping time which required six weeks to perform manually took only six minutes for CHAMPION, yet comparable results were produced. Furthermore, the CHAMPION environment was constructed such that retargeting to a new adaptive computing system could be accomplished in just a few hours as opposed to weeks using manual methods. Thus, CHAMPION permits both ACSs and ASICs to be utilized by a wider audience and application development accomplished in less time

    POLARIX: a pathfinder mission of X-ray polarimetry

    Full text link
    Since the birth of X-ray astronomy, spectral, spatial and timing observation improved dramatically, procuring a wealth of information on the majority of the classes of the celestial sources. Polarimetry, instead, remained basically unprobed. X-ray polarimetry promises to provide additional information procuring two new observable quantities, the degree and the angle of polarization. POLARIX is a mission dedicated to X-ray polarimetry. It exploits the polarimetric response of a Gas Pixel Detector, combined with position sensitivity, that, at the focus of a telescope, results in a huge increase of sensitivity. Three Gas Pixel Detectors are coupled with three X-ray optics which are the heritage of JET-X mission. POLARIX will measure time resolved X-ray polarization with an angular resolution of about 20 arcsec in a field of view of 15 arcmin Ă—\times 15 arcmin and with an energy resolution of 20 % at 6 keV. The Minimum Detectable Polarization is 12 % for a source having a flux of 1 mCrab and 10^5 s of observing time. The satellite will be placed in an equatorial orbit of 505 km of altitude by a Vega launcher.The telemetry down-link station will be Malindi. The pointing of POLARIX satellite will be gyroless and it will perform a double pointing during the earth occultation of one source, so maximizing the scientific return. POLARIX data are for 75 % open to the community while 25 % + SVP (Science Verification Phase, 1 month of operation) is dedicated to a core program activity open to the contribution of associated scientists. The planned duration of the mission is one year plus three months of commissioning and SVP, suitable to perform most of the basic science within the reach of this instrument.Comment: 42 pages, 28 figure
    • …
    corecore