21 research outputs found

    Longitudinal Imaging of the Ageing Mouse

    Get PDF
    Several non-invasive imaging techniques are used to investigate the effect of pathologies and treatments over time in mouse models. Each preclinical in vivo technique provides longitudinal and quantitative measurements of changes in tissues and organs, which are fundamental for the evaluation of alterations in phenotype due to pathologies, interventions and treatments. However, it is still unclear how these imaging modalities can be used to study ageing with mice models. Almost all age related pathologies in mice such as osteoporosis, arthritis, diabetes, cancer, thrombi, dementia, to name a few, can be imaged in vivo by at least one longitudinal imaging modality. These measurements are the basis for quantification of treatment effects in the development phase of a novel treatment prior to its clinical testing. Furthermore, the non-invasive nature of such investigations allows the assessment of different tissue and organ phenotypes in the same animal and over time, providing the opportunity to study the dysfunction of multiple tissues associated with the ageing process. This review paper aims to provide an overview of the applications of the most commonly used in vivo imaging modalities used in mouse studies: micro-computed-tomography, preclinical magnetic-resonance-imaging, preclinical positron-emission-tomography, preclinical single photon emission computed tomography, ultrasound, intravital microscopy, and whole body optical imaging

    A VLSI Design of a Tomlinson-Harashima Precoder for MU-MIMO Systems Using Arrayed Pipelined Processing

    Get PDF
    This paper presents a VLSI design of a Tomlinson-Harashima (TH) precoder for multi-user MIMO (MU-MIMO) systems. The TH precoder consists of LQ decomposition (LQD), interference cancellation (IC), and weight coefficient multiplication (WCM) units. The LQ decomposition unit is based on an application specific instruction-set processor (ASIP) architecture with floating-point arithmetic for high accuracy operations. In the IC and WCM units with fixed-point arithmetic, the proposed architecture uses an arrayed pipeline structure to shorten a circuit critical path delay. The implementation result shows that the proposed architecture reduces circuit area and power consumption by 11% and 15%, respectively
    corecore