235 research outputs found

    CMOS SPADs selection, modeling and characterization towards image sensors implementation

    Get PDF
    The selection, modeling and characterization of Single Photon Avalanche Diodes (SPADs) are presented. Working with the standard 180nm UMC CMOS process, different SPAD structures are proposed in combination with several quenching circuits in order to compare their relative performances. Various configurations for the active region and the prevention of the premature edge breakdown are tested, looking for a miniaturization of the devices to implement image sensor arrays without loses in their performance

    Compact CMOS active quenching/recharge circuit for SPAD arrays

    Get PDF
    Avalanche diodes operating in Geiger mode are able to detect single photon events. They can be employed to photon counting and time-of-flight estimation. In order to ensure proper operation of these devices, the avalanche current must be rapidly quenched, and, later on, the initial equilibrium must be restored. In this paper, we present an active quenching/recharge circuit specially designed to be integrated in the form of an array of single-photon avalanche diode (SPAD) detectors. Active quenching and recharge provide benefits like an accurately controllable pulse width and afterpulsing reduction. In addition, this circuit yields one of the lowest reported area occupations and power consumptions. The quenching mechanism employed is based on a positive feedback loop that accelerates quenching right after sensing the avalanche current. We have employed a current starved inverter for the regulation of the hold-off time, which is more compact than other reported controllable delay implementations. This circuit has been fabricated in a standard 0.18 ÎŒm complementary metal-oxide-semiconductor (CMOS) technology. The SPAD has a quasi-circular shape of 12 ÎŒm diameter active area. The fill factor is about 11%. The measured time resolution of the detector is 187 ps. The photon-detection efficiency (PDE) at 540 nm wavelength is about 5% at an excess voltage of 900 mV. The break-down voltage is 10.3 V. A dark count rate of 19 kHz is measured at room temperature. Worst case post-layout simulations show a 117 ps quenching and 280 ps restoring times. The dead time can be accurately tuned from 5 to 500 ns. The pulse-width jitter is below 1.8 ns when dead time is set to 40 ns.Ministerio de EconomĂ­a y Competitividad TEC2012-38921-C02, IPT-2011-1625-430000, IPC-20111009 CDTIJunta de AndalucĂ­a TIC 2338-2013Office of Naval Research (USA) N00014141035

    Integrated Circuit for Subnanosecond Gating of InGaAs/InP SPAD

    Get PDF
    We present a novel integrated circuit for subnanosecond gating of InGaAs/InP single-photon avalanche diodes (SPADs). It enables the detector in well-defined time intervals (down to 500 ps) and strongly reduces the afterpulsing effect. It includes a fast pulser with rising/falling edge shorter than 300 ps (20%-80%), a wideband comparator and hold-off logic circuitry. The fast avalanche quenching reduces the charge flow in the SPAD, thus decreasing the afterpulsing, a detrimental effect that limits the maximum count rate of InGaAs/InP SPADs. The wideband SiGe comparator guarantees very low timing jitter of the acquired waveforms: <100 ps (FWHM) at 5 V excess bias voltage, when operated with InGaAs/InP SPAD, whereas we estimate that the time jitter of the circuit is < 30 ps

    Monolithic Perimeter Gated Single Photon Avalanche Diode Based Optical Detector in Standard CMOS

    Get PDF
    Since the 1930\u27s photomultiplier tubes (PMTs) have been used in single photon detection. Single photon avalanche diodes (SPADs) are p-n junctions operated in the Geiger mode. Unlike PMTs, CMOS based SPADs are smaller in size, insensitive to magnetic fields, less expensive, less temperature dependent, and have lower bias voltages. Using appropriate readout circuitry, they measure properties of single photons, such as energy, arrival time, and spatial path making them excellent candidates for single photon detection. CMOS SPADs suffer from premature breakdown due to the non-uniform distribution of the electric field. This prevents full volumetric breakdown of the device and reduces the detection effciency by increasing the noise. A novel device known as the perimeter gated SPAD (PGSPAD) is adopted in this dissertation for mitigating the premature perimeter breakdown without compromising the fill-factor of the device. The novel contributions of this work are as follows. A novel simulation model, including SPICE characteristics and the stochastic behavior, has been developed for the perimeter gated SPAD. This model has the ability to simulate the static current-voltage and dynamic response characteristics. It also simulates the noise and spectral response. A perimeter gated silicon photomultiplier, with improved signal to noise ratio, is reported for the first time. The gate voltage reduces the dark current of the silicon photomultiplier by preventing the premature breakdown. A digital SPAD with the tunable dynamic range and sensitivity is demonstrated for the first time. This pixel can be used for weak optical signal application when relatively higher sensitivity and lower input dynamic range is required. By making the sensitivity-dynamic range trade-off the same detector can be used for applications with relatively higher optical power. Finally, an array has been developed using the digital silicon photomultiplier in which the dead time of the pixels have been reduced. This digital photomultiplier features noise variation compensation between the pixels

    INTEGRATED SINGLE-PHOTON SENSING AND PROCESSING PLATFORM IN STANDARD CMOS

    Get PDF
    Practical implementation of large SPAD-based sensor arrays in the standard CMOS process has been fraught with challenges due to the many performance trade-offs existing at both the device and the system level [1]. At the device level the performance challenge stems from the suboptimal optical characteristics associated with the standard CMOS fabrication process. The challenge at the system level is the development of monolithic readout architecture capable of supporting the large volume of dynamic traffic, associated with multiple single-photon pixels, without limiting the dynamic range and throughput of the sensor. Due to trade-offs in both functionality and performance, no general solution currently exists for an integrated single-photon sensor in standard CMOS single photon sensing and multi-photon resolution. The research described herein is directed towards the development of a versatile high performance integrated SPAD sensor in the standard CMOS process. Towards this purpose a SPAD device with elongated junction geometry and a perimeter field gate that features a large detection area and a highly reduced dark noise has been presented and characterized. Additionally, a novel front-end system for optimizing the dynamic range and after-pulsing noise of the pixel has been developed. The pixel is also equipped with an output interface with an adjustable pulse width response. In order to further enhance the effective dynamic range of the pixel a theoretical model for accurate dead time related loss compensation has been developed and verified. This thesis also introduces a new paradigm for electrical generation and encoding of the SPAD array response that supports fully digital operation at the pixel level while enabling dynamic discrete time amplitude encoding of the array response. Thus offering a first ever system solution to simultaneously exploit both the dynamic nature and the digital profile of the SPAD response. The array interface, comprising of multiple digital inputs capacitively coupled onto a shared quasi-floating sense node, in conjunction with the integrated digital decoding and readout electronics represents the first ever solid state single-photon sensor capable of both photon counting and photon number resolution. The viability of the readout architecture is demonstrated through simulations and preliminary proof of concept measurements

    Realizing a Robust, Reconfigurable Active Quenching Design for Multiple Types of Single-Photon Avalanche Detectors

    Full text link
    Most active quench circuits used for single-photon avalanche photodetectors (APDs) are designed either with discrete components which lack the flexibility of dynamically changing the control parameters, or with custom ASICs which require a long development time and high cost. As an alternative, we present a reconfigurable and robust hybrid design implemented using a System-on-Chip (SoC), which integrates both an FPGA and a microcontroller. We take advantage of the FPGA's speed and reconfiguration capabilities to vary the quench and reset parameters dynamically over a large range, thus allowing our system to operate a variety of APDs without changing the design. The microcontroller enables the remote adjustment of control parameters and calibration of APDs in the field. The ruggedized design uses components with space heritage, thus making it suitable for space-based applications in the fields of telecommunications and quantum key distribution (QKD). We demonstrate our circuit by operating a commercial APD cooled to -20{\deg}C with a deadtime of 35ns while maintaining the after-pulsing probability at close to 3%. We also showcase its versatility by operating custom-fabricated chip-scale APDs, which paves the way for automated wafer-scale characterization.Comment: 6 pages, 6 figures. arXiv admin note: substantial text overlap with arXiv:2205.0022

    Customized Integrated Circuits for Scientific and Medical Applications

    Get PDF

    Geiger-Mode Avalanche Photodiodes in Standard CMOS Technologies

    Get PDF
    Photodiodes are the simplest but most versatile semiconductor optoelectronic devices. They can be used for direct detection of light, of soft X and gamma rays, and of particles such as electrons or neutrons. For many years, the sensors of choice for most research and industrial applications needing photon counting or timing have been vacuum-based devices such as Photo-Multiplier Tubes, PMT, and Micro-Channel Plates, MCP (Renker, 2004). Although these photodetectors provide good sensitivity, noise and timing characteristics, they still suffer from limitations owing to their large power consumption, high operation voltages and sensitivity to magnetic fields, as well as they are still bulky, fragile and expensive. New approaches to high-sensitivity imagers tend to use CCD cameras coupled with either MCP Image Intensifiers, I-CCDs, or Electron Multipliers, EM-CCDs (Dussault & Hoess, 2004), but they still have limited performances in extreme time-resolved measurements. A fully solid-state solution can improve design flexibility, cost, miniaturization, integration density, reliability and signal processing capabilities in photodetectors. In particular, Single- Photon Avalanche Diodes, SPADs, fabricated by conventional planar technology on silicon can be used as particle (Stapels et al., 2007) and photon (Ghioni et al., 2007) detectors with high intrinsic gain and speed. These SPAD are silicon Avalanche PhotoDiodes biased above breakdown. This operation regime, known as Geiger mode, gives excellent single-photon sensitivity thanks to the avalanche caused by impact ionization of the photogenerated carriers (Cova et al., 1996). The number of carriers generated as a result of the absorption of a single photon determines the optical gain of the device, which in the case of SPADs may be virtually infinite. The basic concepts concerning the behaviour of G-APDs and the physical processes taking place during their operation will be reviewed next, as well as the main performance parameters and noise sources

    Feasibility of Geiger-mode avalanche photodiodes in CMOS standard technologies for tracker detectors

    Get PDF
    The next generation of particle colliders will be characterized by linear lepton colliders, where the collisions between electrons and positrons will allow to study in great detail the new particle discovered at CERN in 2012 (presumably the Higgs boson). At present time, there are two alternative projects underway, namely the ILC (International Linear Collider) and CLIC (Compact LInear Collider). From the detector point of view, the physics aims at these particle colliders impose such extreme requirements, that there is no sensor technology available in the market that can fulfill all of them. As a result, several new detector systems are being developed in parallel with the accelerator. This thesis presents the development of a GAPD (Geiger-mode Avalanche PhotoDiode) pixel detector aimed mostly at particle tracking at future linear colliders. GAPDs offer outstanding qualities to meet the challenging requirements of ILC and CLIC, such as an extraordinary high sensitivity, virtually infinite gain and ultra-fast response time, apart from compatibility with standard CMOS technologies. In particular, GAPD detectors enable the direct conversion of a single particle event onto a CMOS digital pulse in the sub-nanosecond time scale without the utilization of either preamplifiers or pulse shapers. As a result, GAPDs can be read out after each single bunch crossing, a unique quality that none of its competitors can offer at the moment. In spite of all these advantages, GAPD detectors suffer from two main problems. On the one side, there exist noise phenomena inherent to the sensor, which induce noise pulses that cannot be distinguished from real particle events and also worsen the detector occupancy to unacceptable levels. On the other side, the fill-factor is too low and gives rise to a reduced detection efficiency. Solutions to the two problems commented that are compliant with the severe specifications of the next generation of particle colliders have been thoroughly investigated. The design and characterization of several single pixels and small arrays that incorporate some elements to reduce the intrinsic noise generated by the sensor are presented. The sensors and the readout circuits have been monolithically integrated in a conventional HV-CMOS 0.35 ÎŒm process. Concerning the readout circuits, both voltage-mode and current-mode options have been considered. Moreover, the time-gated operation has also been explored as an alternative to reduce the detected sensor noise. The design and thorough characterization of a prototype GAPD array, also monolithically integrated in a conventional 0.35 ÎŒm HV-CMOS process, is presented in the thesis as well. The detector consists of 10 rows x 43 columns of pixels, with a total sensitive area of 1 mm x 1 mm. The array is operated in a time-gated mode and read out sequentially by rows. The efficiency of the proposed technique to reduce the detected noise is shown with a wide variety of measurements. Further improved results are obtained with the reduction of the working temperature. Finally, the suitability of the proposed detector array for particle detection is shown with the results of a beam-test campaign conducted at CERN-SPS (European Organization for Nuclear Research-Super Proton Synchrotron). Apart from that, a series of additional approaches to improve the performance of the GAPD technology are proposed. The benefits of integrating a GAPD pixel array in a 3D process in terms of overcoming the fill-factor limitation are examined first. The design of a GAPD detector in the Global Foundries 130 nm/Tezzaron 3D process is also presented. Moreover, the possibility to obtain better results in light detection applications by means of the time-gated operation or correction techniques is analyzed too.Aquesta tesi presenta el desenvolupament d’un detector de pĂ­xels de GAPDs (Geiger-mode Avalanche PhotoDiodes) dedicat principalment a rastrejar partĂ­cules en futurs col‱lisionadors lineals. Els GAPDs ofereixen unes qualitats extraordinĂ ries per satisfer els requisits extremadament exigents d’ILC (International Linear Collider) i CLIC (Compact LInear Collider), els dos projectes per la propera generaciĂł de col‱lisionadors que s’han proposat fins a dia d’avui. Entre aquestes qualitats es troben una sensibilitat extremadament elevada, un guany virtualment infinit i una resposta molt rĂ pida, a part de ser compatibles amb les tecnologies CMOS estĂ ndard. En concret, els detectors de GAPDs fan possible la conversiĂł directa d’un esdeveniment generat per una sola partĂ­cula en un senyal CMOS digital amb un temps inferior al nanosegon. Com a resultat d’aquest fet, els GAPDs poden ser llegits desprĂ©s de cada bunch crossing (la col‱lisiĂł de les partĂ­cules), una qualitat Ășnica que cap dels seus competidors pot oferir en el moment actual. Malgrat tots aquests avantatges, els detectors de GAPDs pateixen dos grans problemes. D’una banda, existeixen fenĂČmens de soroll inherents al sensor, els quals indueixen polsos de soroll que no poden ser distingits dels esdeveniments reals generats per partĂ­cules i que a mĂ©s empitjoren l’ocupaciĂł del detector a nivells inacceptables. D’altra banda, el fill-factor (Ă©s a dir, l’àrea sensible respecte l’àrea total) Ă©s molt baix i redueix l’eficiĂšncia detectora. En aquesta tesi s’han investigat solucions als dos problemes comentats i que a mĂ©s compleixen amb les especificacions altament severes dels futurs col‱lisionadors lineals. El detector de pĂ­xels de GAPDs, el qual ha estat monolĂ­ticament integrat en un procĂ©s HV-CMOS estĂ ndard de 0.35 ÎŒm, incorpora circuits de lectura en mode voltatge que permeten operar el sensor en l’anomenat mode time-gated per tal de reduir el soroll detectat. L’eficiĂšncia de la tĂšcnica proposada queda demostrada amb la gran varietat d’experiments que s’han dut a terme. Els resultats del beam-test dut a terme al CERN indiquen la capacitat del detector de pĂ­xels de GAPDs per detectar partĂ­cules altament energĂštiques. A banda d’aixĂČ, tambĂ© s’han estudiat els beneficis d’integrar un detector de pĂ­xels de GAPDs en un procĂ©s 3D per tal d’incrementar el fill-factor. L’anĂ lisi realitzat conclou que es poden assolir fill-factors superiors al 90%
    • 

    corecore