12 research outputs found
Trade-off between Energy Savings and Execution Time Applying DVS to a Microprocessor
DVS (Dynamic Voltage Scaling) is a technique used for reducing the power consumption of microprocessors. The power consumed by these circuits has a main component (dynamic power) that is proportional to the square of the supply voltage. Additionally, for every supply voltage, there is a maximum value of the clock frequency. The advantage of using DVS is that the supply voltage (and hence clock frequency) can be adjusted depending on the specific needs during execution. The DVS concept has been used in some commercial products like Transmeta’s Crusoe [1], Intel Speed Step [2], AMD K6 [3], Hitachi SH4 [4], etc. The DVS algorithm proposed in this work is based on the trade-off between the application’s execution time and the energy consumed by the microprocessor. Indirectly, by controlling the execution time the consumed energy is controlled as well. Longer execution time provides less energy demanded by the CPU. The algorithm has been implemented on a platform with an Intel XScale PXA255 microprocessor and the energy saving has been calculated directly measuring currents and voltages on the platform. Using this technique it is possible to achieve up to 50% of power savings, with 50% longer execution time
Recommended from our members
Power reduction of MPEG video decoding for mobile multimedia systems
The purpose of this thesis is to explore methods which can reduce the power dissipation of a mobile system while decoding MPEG video. MPEG decoding is a microprocessor intensive process that makes heavy use of both the L1 and L2 caches as well as main memory. The heavy load placed on the system during the MPEG decoding process results in large dynamic power losses caused by both the execution of instructions and the flow of data into and out of the caches and main memory. To reduce the power dissipation of the system during MPEG decoding, multiple techniques were applied to control the flow of data and make the decoding process more efficient. The system was simulated with different L2 cache sizes to determine which sizes resulted in the best power improvements while maintaining acceptable performance levels. A fast IDCT algorithm was implemented to improve the efficiency of the decoder during the computationally heavy IDCT phases. Finally, selective caching was introduced to the system to further reduce the traffic between the caches and main memory. These techniques were simulated on the Sim-Panalyzer simulator using a similar system configuration to one found in a typical mobile media device. These methods coupled with proper L2 cache sizing produced power reductions of 50-60% over the baseline system
Dynamic Voltage Scaling Techniques for Power Efficient Video Decoding
This paper presents a comparison of power-aware video decoding techniques that utilize dynamic voltage scaling (DVS). These techniques reduce the power consumption of a processor by exploiting high frame variability within a video stream. This is done through scaling of the voltage and frequency of the processor during the video decoding process. However, DVS causes frame deadline misses due to inaccuracies in decoding time predictions and granularity of processor settings used. Four techniques were simulated and compared in terms of power consumption, accuracy, and deadline misses. In addition, this paper proposes the frame-data computation aware (FDCA) technique, which is a useful power-saving technique not only for stored video but also for real-time video applications. The FDCA method is compared with the GOP, Direct, and Dynamic methods, which tend to be more suited for stored video applications. The simulation results indicated that the Dynamic per-frame technique, where the decoding time prediction adapts to the particular video being decoded, provides the most power saving with performance comparable to the ideal case. On the other hand, the FDCA method consumes more power than the Dynamic method but can be used for stored video and real-time time video scenarios without the need for any preprocessing. Our findings also indicate that, in general, DVS improves power savings, but the number of deadline misses also increase as the number of available processor settings increases. More importantly, most of these deadline misses are within 10–20% of the playout interval and thus have minimal affect on video quality. However, video clips with high variability in frame complexities combined with inaccurate decoding time predictions may degrade the video quality. Finally, our results show that a processor with 13 voltage/frequency settings is sufficient to achieve near maximum performance with the experimental environment and the video workloads we have used
Dynamic Voltage Scaling Techniques for Power Efficient Video Decoding
This paper presents a comparison of power-aware video decoding techniques that utilize dynamic voltage scaling (DVS). These techniques reduce the power consumption of a processor by exploiting high frame variability within a video stream. This is done through scaling of the voltage and frequency of the processor during the video decoding process. However, DVS causes frame deadline misses due to inaccuracies in decoding time predictions and granularity of processor settings used. Four techniques were simulated and compared in terms of power consumption, accuracy, and deadline misses. In addition, this paper proposes the frame-data computation aware (FDCA) technique, which is a useful power-saving technique not only for stored video but also for real-time video applications. The FDCA method is compared with the GOP, Direct, and Dynamic methods, which tend to be more suited for stored video applications. The simulation results indicated that the Dynamic per-frame technique, where the decoding time prediction adapts to the particular video being decoded, provides the most power saving with performance comparable to the ideal case. On the other hand, the FDCA method consumes more power than the Dynamic method but can be used for stored video and real-time time video scenarios without the need for any preprocessing. Our findings also indicate that, in general, DVS improves power savings, but the number of deadline misses also increase as the number of available processor settings increases. More importantly, most of these deadline misses are within 10–20% of the playout interval and thus have minimal affect on video quality. However, video clips with high variability in frame complexities combined with inaccurate decoding time predictions may degrade the video quality. Finally, our results show that a processor with 13 voltage/frequency settings is sufficient to achieve near maximum performance with the experimental environment and the video workloads we have used
Power Analysis and Optimization Techniques for Energy Efficient Computer Systems
Reducing power consumption has become a major challenge in the design and operation of to-day’s computer systems. This chapter describes different techniques addressing this challenge at different levels of system hardware, such as CPU, memory, and internal interconnection network, as well as at different levels of software components, such as compiler, operating system and user applications. These techniques can be broadly categorized into two types: Design time power analysis versus run-time dynamic power management. Mechanisms in the first category use ana-lytical energy models that are integrated into existing simulators to measure the system’s power consumption and thus help engineers to test power-conscious hardware and software during de-sign time. On the other hand, dynamic power management techniques are applied during run-time, and are used to monitor system workload and adapt the system’s behavior dynamically to save energy
Recommended from our members
Power efficient H.264 video decoding in embedded multiprocessor
This thesis presents a novel methodology that enables power efficient video decoding
in an embedded system based on MPSoC (Multiprocessor System on Chip). This
methodology is a physical combination of parallel processing which reduces power
consumption of processors by exploiting thread-level parallelism and Dynamic
Voltage Frequency Scaling (DVFS) that allows a processor to dynamically change its
speed and voltage at run time. The video decoding process must be well optimized to
improve performance continuously due to the many complex computation units.
Since these intense computation functions have their own specific patterns, they were
mainly performed by specialized hardware device. This kind of device, one that
combines a main processor and an Intellectual Property (IP), still dominates the
multimedia market place because of its adjustable performance, power, and
convenience of manufacturing, even though the powerful multi-core embedded
processor was released the market a few years ago. Approach of this thesis exploits
inherent advantages of the multiprocessor without additional hardware
implementation, and presents a thorough analysis of video decoding process in an
embedded system. A target application is H.264/AVC, a well-adapted video coding
standard for current multimedia environments which is used for many portable
devices
Комп’ютер з мінімальним енергоспоживанням
Робота публікується згідно наказу ректора від 29.12.2020 р. №580/од "Про розміщення кваліфікаційних робіт вищої освіти в репозиторії НАУ". Керівник проекту: доцент, к.т.н., Єфимець Валентин МикитовичСпоживання енергії є обов'язковою умовою існування людства. Наявність доступної для споживання енергії завжди було необхідною умовою для задоволення потреб людини, збільшення тривалості та поліпшення умов його життя.
У сучасному світі енергетика є основою розвитку базових галузей промисловості, що визначають прогрес суспільного виробництва. В усіх промислово розвинених країнах темпи розвитку енергетики випереджали темпи розвитку інших галузей.
У той же час енергетика - одне з джерел несприятливого впливу на навколишнє середовище і людину. Вона впливає на атмосферу (споживання кисню, викиди газів, вологи і твердих частинок), гідросферу (споживання води, створення штучних водоймищ, скиди забруднених і нагрітих вод, рідких відходів) і на літосферу (споживання викопних палив, зміна ландшафту, викиди токсичних речовин) .
Незважаючи на зазначені фактори негативного впливу енергетики на навколишнє середовище, зростання споживання енергії не викликало особливої тривоги у широкої громадськості. Так тривало до середини 70-х років, коли в руках фахівців виявилися численні дані, що свідчать про сильний антропогенний тиск на кліматичну систему, що таїть загрозу глобальної катастрофи при неконтрольованому зростанні енергоспоживання. З тих пір жодна інша наукова проблема не привертає такої пильної уваги, як проблема справжніх, а особливо майбутніх змін клімату.
Вважається, що однією з головних причин цієї зміни є енергетика. Під енергетикою при цьому розуміється будь-яка область людської діяльності, пов'язана з виробництвом і споживанням енергії
Design and Analysis of Dynamic Thermal Management in Chip Multiprocessors (CMPs)
Chip Multiprocessors (CMPs) have been prevailing in the modern microprocessor
market. As the significant heat is converted by the ever-increasing power density and
current leakage, the raised operating temperature in a chip has already threatened
the system?s reliability and led the thermal control to be one of the most important
issues needed to be addressed immediately in chip designs. Due to the cost and
complexity of designing thermal packaging, many Dynamic Thermal Management
(DTM) schemes have been widely adopted in modern processors.
In this study, we focus on developing a simple and accurate thermal model,
which provides a scheduling decision for running tasks. And we show how to design
an efficient DTM scheme with negligible performance overhead. First, we propose an
efficient DTM scheme for multimedia applications that tackles the thermal control
problem in a unified manner. A DTM scheme for multimedia applications makes soft
realtime scheduling decisions based on statistical characteristics of multimedia applications.
Specifically, we model application execution characteristics as the probability
distribution of the number of cycles required to decode frames. Our DTM scheme
for multimedia applications has been implemented on Linux in two mobile processors
providing variable clock frequencies in an Intel Pentium-M processor and an Intel Atom processor. In order to evaluate the performance of the proposed DTM scheme,
we exploit two major codecs, MPEG-4 and H.264/AVC based on various frame resolutions.
Our results show that our DTM scheme for multimedia applications lowers
the overall temperature by 4 degrees C and the peak temperature by 6 degrees C (up to 10 degrees C),
while maintaining frame drop ratio under 5% compared to existing DTM schemes
for multimedia applications. Second, we propose a lightweight online workload estimation
using the cumulative distribution function and architectural information via
Performance Monitoring Counters (PMC) to observe the processes dynamic workload
behaviors. We also present an accurate thermal model for CMP architectures to analyze
the thermal correlation effects by profiling the thermal impacts from neighboring
cores under the specific workload. Hence, according to the estimated workload characteristics
and thermal correlation effects, we can estimate the future temperature of
each core more accurately.
We implement a DTM scheme considering workload characteristics and thermal
correlation effects on real machines, an Intel Quad-Core Q6600 system and Dell
PowerEdge 2950 (dual Intel Xeon E5310 Quad-Core) system, running applications
ranging from multimedia applications to several benchmarks. Experiments results
show that our DTM scheme reduces the peak temperature by 8% with 0.54% performance
overhead compared to Linux Standard Scheduler, while existing DTM schemes
reduce peak temperature by 4% with up to 50% performance overhead
Quality-aware performance analysis for multimedia MPSoC platforms
Ph.DDOCTOR OF PHILOSOPH