7,162 research outputs found
A phase-locked frequency divide-by-3 optical parametric oscillator
Accurate phase-locked 3:1 division of an optical frequency was achieved, by
using a continuous-wave (cw) doubly resonant optical parametric oscillator. A
fractional frequency stability of 2*10^(-17) of the division process has been
achieved for 100s integration time. The technique developed in this work can be
generalized to the accurate phase and frequency control of any cw optical
parametric oscillator.Comment: 4 pages, 5 figures in a postscript file. To appear in a special issue
of IEEE Trans. Instr. & Meas., paper FRIA-2 presented at CPEM'2000
conference, Sydney, May 200
Narrow-line phase-locked quantum cascade laser in the 9.2 micron range
We report on the operation of a 50 mW continuous wave quantum cascade laser
(QCL) in the 9.2 micrometer range, phase locked to a single mode CO2 laser with
a tunable frequency offset. The wide free running emission spectrum of the QCL
(3-5 MHz) is strongly narrowed down to the kHz range making it suitable for
high resolution molecular spectroscopy.Comment: 4 page
250 MHz Multiphase Delay Locked Loop for Low Power Applications
Delay locked loop is a critical building block of high speed synchronous circuits. An improved architecture of amixed signaldelay locked loop (DLL) is presented here. In this DLL, delay cell based on single ended differential pair configuration is used for voltage controlled delay line (VCDL) implementation. This delay cell provides a high locking range with less phase noise and jitter due to differential pair configuration.For increasing the acquisition range and locking speed of the DLL, modified true single phase clock (TSPC) based phase frequency detector is used. The proposed design is implemented at 0.18 um CMOS technology and at power supply of 1.8V . It has power consumption of 1.39 mW at 125Â MHz center frequency with locking range from 0.5 MHz to 250 MHz
Fast, precise, and widely tunable frequency control of an optical parametric oscillator referenced to a frequency comb
Optical frequency combs (OFC) provide a convenient reference for the
frequency stabilization of continuous-wave lasers. We demonstrate a frequency
control method relying on tracking over a wide range and stabilizing the beat
note between the laser and the OFC. The approach combines fast frequency ramps
on a millisecond timescale in the entire mode-hop free tuning range of the
laser and precise stabilization to single frequencies. We apply it to a
commercially available optical parametric oscillator (OPO) and demonstrate
tuning over more than 60 GHz with a ramping speed up to 3 GHz/ms. Frequency
ramps spanning 15 GHz are performed in less than 10 ms, with the OPO instantly
relocked to the OFC after the ramp at any desired frequency. The developed
control hardware and software is able to stabilize the OPO to sub-MHz precision
and to perform sequences of fast frequency ramps automatically.Comment: 8 pages, 7 figures, accepted for publication in Review of Scientific
Instrument
[[alternative]]Design and IP Implementation of Low-Voltage Low-Power GHz PLL with BIST
計畫編號:NSC91-2215-E032-001ç ”ç©¶æœŸé–“ï¼š200208~200307ç ”ç©¶ç¶“è²»ï¼š889,000[[sponsorship]]行政院國家科å¸å§”å“¡
Design of CMOS integrated frequency synthesizers for ultra-wideband wireless communications systems
Ultra¬wide band (UWB) system is a breakthrough in wireless communication, as it provides data rate one order higher than existing ones. This dissertation focuses on the design of CMOS integrated frequency synthesizer and its building blocks used in UWB system.
A mixer¬based frequency synthesizer architecture is proposed to satisfy the agile frequency hopping requirement, which is no more than 9.5 ns, three orders faster than conventional phase¬locked loop (PLL)¬based synthesizers. Harmonic cancela¬tion technique is extended and applied to suppress the undesired harmonic mixing components. Simulation shows that sidebands at 2.4 GHz and 5 GHz are below 36 dBc from carrier. The frequency synthesizer contains a novel quadrature VCO based on the capacitive source degeneration structure. The QVCO tackles the jeopardous ambiguity of the oscillation frequency in conventional QVCOs. Measurement shows that the 5¬GHz CSD¬QVCO in 0.18 µm CMOS technology draws 5.2 mA current from a 1.2 V power supply. Its phase noise is ¬120 dBc at 3 MHz offset. Compared with existing phase shift LC QVCOs, the proposed CSD¬QVCO presents better phase noise and power efficiency.
Finally, a novel injection locking frequency divider (ILFD) is presented. Im¬plemented with three stages in 0.18 µm CMOS technology, the ILFD draws 3¬mA current from a 1.8¬V power supply. It achieves multiple large division ratios as 6, 12, and 18 with all locking ranges greater than 1.7 GHz and injection frequency up to 11 GHz. Compared with other published ILFDs, the proposed ILFD achieves the largest division ratio with satisfactory locking range
Process and Temperature Compensated Wideband Injection Locked Frequency Dividers and their Application to Low-Power 2.4-GHz Frequency Synthesizers
There has been a dramatic increase in wireless awareness among the user community in the past five years. The 2.4-GHz Industrial, Scientific and Medical (ISM) band is being used for a diverse range of applications due to the following reasons. It is the only unlicensed band approved worldwide and it offers more bandwidth and supports higher data rates compared to the 915-MHz ISM band. The power consumption of devices utilizing the 2.4-GHz band is much lower compared to the 5.2-GHz ISM band. Protocols like Bluetooth and Zigbee that utilize the 2.4-GHz ISM band are becoming extremely popular.
Bluetooth is an economic wireless solution for short range connectivity between PC, cell phones, PDAs, Laptops etc. The Zigbee protocol is a wireless technology that was developed as an open global standard to address the unique needs of low-cost, lowpower, wireless sensor networks. Wireless sensor networks are becoming ubiquitous, especially after the recent terrorist activities. Sensors are employed in strategic locations for real-time environmental monitoring, where they collect and transmit data frequently to a nearby terminal. The devices operating in this band are usually compact and battery powered. To enhance battery life and avoid the cumbersome task of battery replacement, the devices used should consume extremely low power. Also, to meet the growing demands cost and sized has to be kept low which mandates fully monolithic implementation using low cost process.
CMOS process is extremely attractive for such applications because of its low cost and the possibility to integrate baseband and high frequency circuits on the same chip. A fully integrated solution is attractive for low power consumption as it avoids the need for power hungry drivers for driving off-chip components. The transceiver is often the most power hungry block in a wireless communication system. The frequency divider (prescaler) and the voltage controlled oscillator in the transmitter’s frequency synthesizer are among the major sources of power consumption. There have been a number of publications in the past few decades on low-power high-performance VCOs. Therefore this work focuses on prescalers.
A class of analog frequency dividers called as Injection-Locked Frequency Dividers (ILFD) was introduced in the recent past as low power frequency division. ILFDs can consume an order of magnitude lower power when compared to conventional flip-flop based dividers. However the range of operation frequency also knows as the locking range is limited. ILFDs can be classified as LC based and Ring based. Though LC based are insensitive to process and temperature variation, they cannot be used for the 2.4-GHz ISM band because of the large size of on-chip inductors at these frequencies. This causes a lot of valuable chip area to be wasted. Ring based ILFDs are compact and provide a low power solution but are extremely sensitive to process and temperature variations. Process and temperature variation can cause ring based ILFD to loose lock in the desired operating band.
The goal of this work is to make the ring based ILFDs useful for practical applications. Techniques to extend the locking range of the ILFDs are discussed. A novel and simple compensation technique is devised to compensate the ILFD and keep the locking range tight with process and temperature variations. The proposed ILFD is used in a 2.4-GHz frequency synthesizer that is optimized for fractional-N synthesis. Measurement results supporting the theory are provided
Design, Analysis and Implementation of DLL clock generator
In this paper we present design, analysis and implementation of Delay Locked Loop (DLL) based clock generator circuits. In this work a DLL has been proposed the design uses dynamic phase detector (PD) for phase detection. Voltage controlled delay line (VCDL) of proposed DLL consists of twelve delay elements. Current starved inverters have been used as delay element. In this paper, a proposed duty cycle corrector solves the problem of the sensitivity to half transparent (HT) architecture and the stuck locking error in the DLL simultaneously proposed DLL is designed to work at an input frequency of 250MHz. The design also generates an output of 3GHz using a frequency multiplication block. The design uses 180nm CMOS process technology and consumes 1.88mW of power at 1.8V
- …