403 research outputs found
Period-tripling subharmonic oscillations in a driven superconducting resonator
We have observed period-tripling subharmonic oscillations, in a
superconducting coplanar waveguide resonator operated in the quantum regime,
. The resonator is terminated by a tunable inductance
that provides a Kerr-type nonlinearity. We detected the output field
quadratures at frequencies near the fundamental mode, GHz, when the resonator was driven by a current at with an
amplitude exceeding an instability threshold. The output radiation was
red-detuned from the fundamental mode. We observed three stable radiative
states with equal amplitudes and phase-shifted by . The
downconversion from to is strongly enhanced by resonant
excitation of the second mode of the resonator, and the cross-Kerr effect. Our
experimental results are in quantitative agreement with a model for the driven
dynamics of two coupled modes
mmWave Spatial-Temporal Single Harmonic Switching Transmitter Arrays for High back-off Beamforming Efficiency
This paper presents a spatial-temporal single harmonic switching (STHS)
transmitter array architecture with enhanced efficiency in the power back-off
(PBO) region. STHS is an electromagnetic and circuit co-designed and jointly
optimized transmitter array that realizes beamforming and back-off power
generation at the same time. The temporal dimension is originally added in STHS
to achieve back-off efficiency enhancement, which can be combined with
conventional power back-off enhancement methods such as Doherty amplifiers and
envelope tracking. The design is validated through a simulation of a two-stage
power amplifier in 65-nm CMOS at 77 GHz, which achieves a peak drain efficiency
(DE) of 24.2%, a 22% DE at 3-dB PBO, 16% DE at 6-dB PBO, and 10.2% at 9-dB PBO.
The efficiency exhibits a 57% improvement at 3-dB PBO, 100% improvement at 6-dB
PBO, and 190% improvement at 9-dB PBO compared with class A/B amplifier
Switching mode power amplifier for bluetooth applications
Modern fully integrated transceivers architectures, require circuits with low
area, low cost, low power, and high efficiency. A key block in modern transceivers
is the power amplifier, which is deeply studied in this thesis.
First, we study the implementation of a classical Class-A amplifier, describing
the basic operation of an RF power amplifier, and analysing the influence of the
real models of the reactive components in its operation.
Secondly, the Class-E amplifier is deeply studied. The different types of implementations
are reviewed and theoretical equations are derived and compared
with simulations. There were selected four modes of operation for the Class-E
amplifier, in order to perform the implementation of the output stage, and the subsequent
comparison of results. This led to the selection of the mode with the best
trade-off between efficiency and harmonics distortion, lower power consumption
and higher output power. The optimal choice was a parallel circuit containing an
inductor with a finite value. To complete the implementation of the PA in switching
mode, a driver was implemented. The final block (output stage together with
the driver) got 20 % total efficiency (PAE) transmitting 8 dBm output power to a
50 W load with a total harmonic distortion (THD) of 3 % and a total consumption
of 28 mW.
All implementations are designed using standard 130 nm CMOS technology.
The operating frequency is 2.4 GHz and it was considered an 1.2 V DC power
supply. The proposed circuit is intended to be used in a Bluetooth transmitter,
however, it has a wider range of applications
A 40-GHz Load Modulated Balanced Power Amplifier using Unequal Power Splitter and Phase Compensation Network in 45-nm SOI CMOS
© 2023 IEEE - All rights reserved. This is the accepted manuscript version of an article which has been published in final form at https://doi.org/10.1109/TCSI.2023.3282731 In this work, a ten-way power-combined poweramplifier is designed using a load modulated balanced amplifier(LMBA)-based architecture. To provide the required magnitudeand phase controls between the main and control-signal paths ofthe LMBA, an unequal power splitter and a phase compensationnetwork are proposed. As proof of concept, the designed poweramplifier is implemented in a 45-nm SOI CMOS process. At 40GHz, it delivers a 25.1 dBm Psat with a peak power-addedefficiency (PAE) of 27.9%. At 6-dB power back-off level, itachieves 1.39 times drain efficiency enhancement over an idealClass-B power amplifier. Using a 200-MHz single-carrier 64-QAMsignal, the designed amplifier delivers an average output power of16.5 dBm with a PAE of 13.1% at an EVMrms of -23.9 dB andACPR of -25.3 dBc. The die size, including all testing pads, is only1.92 mm2. To the best of the authors’ knowledge, compared withthe other recently published silicon-based LMBAs, this designachieves the highest Psat.Peer reviewe
Low-power CMOS front-ends for wireless personal area networks
The potential of implementing subthreshold radio frequency circuits in deep sub-micron CMOS technology was investigated for developing low-power front-ends for wireless personal area network (WPAN) applications. It was found that the higher transconductance to bias current ratio in weak inversion could be exploited in developing low-power wireless front-ends, if circuit techniques are employed to mitigate the higher device noise in subthreshold region. The first fully integrated subthreshold low noise amplifier was demonstrated in the GHz frequency range requiring only 260 μW of power consumption. Novel subthreshold variable gain stages and down-conversion mixers were developed.
A 2.4 GHz receiver, consuming 540 μW of power, was implemented using a new subthreshold mixer by replacing the conventional active low noise amplifier by a series-resonant passive network that provides both input matching and voltage amplification. The first fully monolithic subthreshold CMOS receiver was also implemented with integrated subthreshold quadrature LO (Local Oscillator) chain for 2.4 GHz WPAN applications. Subthreshold operation, passive voltage amplification, and various low-power circuit techniques such as current reuse, stacking, and differential cross coupling were combined to lower the total power consumption to 2.6 mW.
Extremely compact resistive feedback CMOS low noise amplifiers were presented as a cost-effective alternative to narrow band LNAs using high-Q inductors. Techniques to improve linearity and reduce power consumption were presented. The combination of high linearity, low noise figure, high broadband gain, extremely small die area and low power consumption made the proposed LNA architecture a compelling choice for many wireless applications.Ph.D.Committee Chair: Laskar, Joy; Committee Member: Chakraborty, Sudipto; Committee Member: Chang, Jae Joon; Committee Member: Divan, Deepakraj; Committee Member: Kornegay, Kevin; Committee Member: Tentzeris, Emmanoui
A 39-GHz Doherty-Like Power Amplifier with 22-dBm Output Power and 21% Power-Added Efficiency at 6-dB Power Back-Off
© 2024, IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. This is the accepted manuscript version of a conference paper which has been published in final form at https://doi.org/10.1109/JETCAS.2024.3351075The design of a Doherty-like power amplifier for millimetre-wave (mm-wave) applications is presented in this work. The designed power amplifier employs a novel symmetrical loadmodulated balanced amplifier (S-LMBA) architecture. This design is advantageous in minimizing the undesired impedance interaction often encountered in the classic LMBA approach. Such interactions are typically due to the use of a non-50 Ω load at the isolation port of the output quadrature coupler. Moreover, magnitude and phase control networks are carefully designed to generate the specific magnitude and phase information for the designed S-LMBA. To demonstrate the proposed ideas, the SLMBA is fabricated in a 45-nm CMOS SOI technology. At 39 GHz, a 22.1 dBm saturated output power (Psat) with a maximum poweradded efficiency (PAE) of 25.7% is achieved. In addition, 1.68 times drain efficiency enhancement is obtained over an ideal Class-B operation, when the designed S-LMBA is operated at 6 dB power back-off. An average output power of 13.1 dBm with a PAE of 14.4% at an error vector magnitude (EVMrms) above -22.5 dB and adjacent channel power ratio (ACPR) of -23 dBc is also achieved, when a 200 MHz single carrier 64-quadratureamplitude- modulation (QAM) signal is used. Including all testing pads, the footprint of the designed S-LMBA is only 1.56 mm2.Peer reviewe
Wave Engineering in Time Modulated, Nonlinear, and Anisotropic Metamaterials
Leveraging wave matter interactions is central to a myriad of electromagnetic wave-based applications. During the past decades, research on extreme wave manipulation has been revolutionized by artificially engineered materials (metamaterials) and by adding new aspects to the wave-matter interactions that showed intriguing results inaccessible in conventional linear, time invariant (LTI), passive and isotropic media. In this work, I will explore, numerically and experimentally, the possibility of realizing devices that perform beyond or close to their fundamental LTI limitations by adding periodic modulation, nonlinearity, and gain. I will demonstrate these concepts at radio frequencies (RF) and at optical frequencies. Specifically, at RF I will show that small periodic temporal modulation of nonlinear matching network can enhance the radiation of electrically small antennas by boosting unbalanced energy exchange between the wave and the modulating pump. I will show how large modulation ratios can be exploited to build novel compact phase conjugator, time reversal devices. In harnessing the role of nonlinearity, I will show the experimental demonstration of a single unit cell of parametric frequency divider-by-3 that enable phase tri-stability– an important feature needed to realize computational platform for combinatorial optimization problems. Extending RF modulation schemes to optical frequencies is hindered by current technologies, which only allow small modulation ratios and speeds. I will demonstrate how weak optical nonlinearities can replace temporal modulation at RF to efficiently achieve similar effects, for instance realizing nonlinearity-based nonreciprocity, in which the wave itself modulates the medium, overcoming speed limitations. To further increase the efficiency, I will show how nonlinear generation and wave mixing can be obtained in thin 2D periodic structures based on multi-quantum-wells, and in parallel I demonstrate how to enhance nonlinearity from 2D materials, as well as show the possibility to engineer the dispersion of hyperbolic surface wave propagation on judiciously designed metasurfaces that leverage enhanced wave-matter interactions, opening new avenues for compact imaging and sensing devices.
TRANSLATE with x English Arabic Hebrew Polish Bulgarian Hindi Portuguese Catalan Hmong Daw Romanian Chinese Simplified Hungarian Russian Chinese Traditional Indonesian Slovak Czech Italian Slovenian Danish Japanese Spanish Dutch Klingon Swedish English Korean Thai Estonian Latvian Turkish Finnish Lithuanian Ukrainian French Malay Urdu German Maltese Vietnamese Greek Norwegian Welsh Haitian Creole Persian TRANSLATE with COPY THE URL BELOW Back EMBED THE SNIPPET BELOW IN YOUR SITE Enable collaborative features and customize widget: Bing Webmaster Portal Bac
Design and Analysis of Low-power Millimeter-Wave SiGe BiCMOS Circuits with Application to Network Measurement Systems
Interest in millimeter (mm-) wave frequencies covering the spectrum of 30-300 GHz has been steadily increasing. Advantages such as larger absolute bandwidth and smaller form-factor have made this frequency region attractive for numerous applications, including high-speed wireless communication, sensing, material science, health, automotive radar, and space exploration. Continuous development of silicon-germanium heterojunction bipolar transistor (SiGe HBT) and associated BiCMOS technology has achieved transistors with fT/fmax of 505/720 GHz and integration with 55 nm CMOS. Such accomplishment and predictions of beyond THz performance have made SiGe BiCMOS technology the most competitive candidate for addressing the aforementioned applications.
Especially for mobile applications, a critical demand for future mm-wave applications will be low DC power consumption (Pdc), which requires a substantial reduction of supply voltage and current. Conventionally, reducing the supply voltage will lead to HBTs operating close to or in the saturation region, which is typically avoided in mm-wave circuits due to expectated performance degradation and often inaccurate models. However, due to only moderate speed reduction at the forward-biased base-collector voltage (VBC) up to 0.5 V and the accuracy of the compact model HICUM/L2 also in saturation, low-power mm-wave circuits with SiGe HBTs operating in saturation offer intriguing benefits, which have been explored in this thesis based on 130 nm SiGe BiCMOS technologies:
• Different low-power mm-wave circuit blocks are discussed in detail, including low-noise amplifiers (LNAs), down-conversion mixers, and various frequency multipliers covering a wide frequency range from V-band (50-75 GHz) to G-band (140-220 GHz).
• Aiming at realizing a better trade-off between Pdc and RF performance, a drastic decrease in supply voltage is realized with forward-biased VBC, forcing transistors of the circuits to operate in saturation.
• Discussions contain the theoretical analysis of the key figure of merits (FoMs), topology and bias selection, device sizing, and performance enhancement techniques.
• A 173-207 GHz low-power amplifier with 23 dB gain and 3.2 mW Pdc, and a 72-108 GHz low-power tunable amplifier with 10-23 dB gain and 4-21 mW Pdc were designed.
• A 97 GHz low-power down-conversion mixer was presented with 9.6 dB conversion gain (CG) and 12 mW Pdc.
• For multipliers, a 56-66 GHz low-power frequency quadrupler with -3.6 dB peak CG and 12 mW Pdc, and a 172-201 GHz low-power frequency tripler with -4 dB peak CG and 10.5 mW Pdc were realized. By cascading these two circuits, also a 176-193 GHz low-power ×12 multiplier was designed, achieving -11 dBm output power with only 26 mW Pdc.
• An integrated 190 GHz low-power receiver was designed as one receiving channel of a G-band frequency extender specifically for a VNA-based measurement system. Another goal of this receiver is to explore the lowest possible Pdc while keeping its highly competitive RF performance for general applications requiring a wide LO tuning range. Apart from the low-power design method of circuit blocks, the careful analysis and distribution of the receiver FoMs are also applied for further reduction of the overall Pdc. Along this line, this receiver achieved a peak CG of 49 dB with a 14 dB tunning range, consuming only 29 mW static Pdc for the core part and 171 mW overall Pdc, including the LO chain.
• All designs presented in this thesis were fabricated and characterized on-wafer. Thanks to the accurate compact model HICUM/L2, first-pass access was achieved for all circuits, and simulation results show excellent agreement with measurements.
• Compared with recently published work, most of the designs in this thesis show extremely low Pdc with highly competitive key FoMs regarding gain, bandwidth, and noise figure.
• The observed excellent measurement-simulation agreement enables the sensitivity analysis of each design for obtaining a deeper insight into the impact of transistor-related physical effects on critical circuit performance parameters. Such studies provide meaningful feedback for process improvement and modeling development.:Table of Contents
Kurzfassung . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ii
Abstract . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . iv
Table of Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . vii
1 Introduction 1
1.1 Motivation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.2 Objectives . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
List of symbols and acronyms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
2 Technology 7
2.1 Fabrication Technologies . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
2.1.1 SiGe HBT performance . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
2.1.2 B11HFC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
2.1.3 SG13G2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
2.1.4 SG13D7 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
2.2 Commonly Used Components . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
2.2.1 Grounded-sidewall-shielded microstrip line . . . . . . . . . . . . . . . . . . 12
2.2.2 Zero-impedance Transmission Line . . . . . . . . . . . . . . . . . . . . . . 15
2.2.3 Balun . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
2.2.3.1 Active Balun . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
2.2.3.2 Passive Balun . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
2.3 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
3 Low-power Low-noise Amplifiers 25
3.1 173-207 GHz Ultra-low-power Amplifier . . . . . . . . . . . . . . . . . . . . . . . 25
3.1.1 Topology Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
3.1.2 Bias Dependency of the Small-signal Performance . . . . . . . . . . . . . 27
3.1.2.1 Bias . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
3.1.2.2 Bias vs Gain . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
3.1.2.3 Bias vs Noise . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
3.1.2.4 Bias vs Stability . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
3.1.3 Bias selection and Device sizing . . . . . . . . . . . . . . . . . . . . . . . . 36
3.1.3.1 Bias Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
3.1.3.2 Device Sizing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
3.1.4 Performance Enhancement Technologies . . . . . . . . . . . . . . . . . . . 41
3.1.4.1 Gm-boosting Inductors . . . . . . . . . . . . . . . . . . . . . . . 41
3.1.4.2 Stability Enhancement . . . . . . . . . . . . . . . . . . . . . . . 43
3.1.4.3 Noise Improvement . . . . . . . . . . . . . . . . . . . . . . . . . 45
3.1.5 Circuit Realization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
3.1.5.1 Layout Scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
3.1.5.2 Inductors Design . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
3.1.5.3 Dual-band Matching Network . . . . . . . . . . . . . . . . . . . 48
3.1.5.4 Circuit Implementation . . . . . . . . . . . . . . . . . . . . . . . 50
3.1.6 Results and Discussions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
3.1.6.1 Measurement Setup . . . . . . . . . . . . . . . . . . . . . . . . . 51
3.1.6.2 Measurement Results . . . . . . . . . . . . . . . . . . . . . . . . 51
3.1.6.3 Analysis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
3.2 72-108 GHz Low-Power Tunable Amplifier . . . . . . . . . . . . . . . . . . . . . . 55
3.2.1 Configuration, Sizing, and Bias Tuning Range . . . . . . . . . . . . . . . . 55
3.2.2 Regional Matching Network . . . . . . . . . . . . . . . . . . . . . . . . . . 57
3.2.2.1 Impedance Variation . . . . . . . . . . . . . . . . . . . . . . . . . 57
3.2.2.2 Regional Matching Network Design . . . . . . . . . . . . . . . . 60
3.2.3 Circuit Implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
3.2.4 Results and Discussion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
3.2.4.1 Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
3.2.4.2 Analysis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
3.3 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
4 Low-power Down-conversion Mixers 73
4.1 97 GHz Low-power Down-conversion Mixer . . . . . . . . . . . . . . . . . . . . . 74
4.1.1 Mixer Design and Implementation . . . . . . . . . . . . . . . . . . . . . . 74
4.1.1.1 Mixer Topology . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
4.1.1.2 Bias Selection and Device Sizing . . . . . . . . . . . . . . . . . . 77
4.1.1.3 Mixer Implementation . . . . . . . . . . . . . . . . . . . . . . . . 79
4.1.2 Results and Discussion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
4.1.2.1 Measurement Results . . . . . . . . . . . . . . . . . . . . . . . . 80
4.1.2.2 Analysis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82
4.2 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
5 Low-power Multipliers 87
5.1 General Design Flow . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88
5.2 56-66 GHz Low-power Frequency Quadrupler . . . . . . . . . . . . . . . . . . . . 89
5.3 172-201 GHz Low-power Frequency Tripler . . . . . . . . . . . . . . . . . . . . . 93
5.4 176-193 GHz Low-power ×12 Frequency Multiplier . . . . . . . . . . . . . . . . . 96
5.5 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100
6 Low-power Receivers 101
6.1 Receiver Performance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101
6.2 LO Chain (×12) Integrated 190 GHz Low-Power Receiver . . . . . . . . . . . . . 104
6.2.1 Receiver Architecture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105
6.2.2 Low-power Considerations . . . . . . . . . . . . . . . . . . . . . . . . . . . 107
6.2.3 Building Blocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108
6.2.3.1 LNA and LO DA . . . . . . . . . . . . . . . . . . . . . . . . . . 108
6.2.3.2 Tunable Mixer and IF BA . . . . . . . . . . . . . . . . . . . . . 111
6.2.3.3 65 GHz (V-band) Quadrupler . . . . . . . . . . . . . . . . . . . 116
6.2.3.4 G-band Tripler . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120
6.2.4 Receiver Results and Discussion . . . . . . . . . . . . . . . . . . . . . . . 123
6.2.5 Measurement Setup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124
6.2.6 Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124
6.3 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131
7 Conclusions 133
7.1 Summaries . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133
7.2 Outlook . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 134
Bibliography 135
List of Figures 149
List of Tables 157
A Derivation of the Gm 159
A.1 Gm of standard cascode stage . . . . . . . . . . . . . . . . . . . . . . . . . . . . 159
A.2 Gm of cascode stage with Lcas . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 160
A.3 Gm of cascode stage with Lb . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 161
B Derivation of Yin in the stability analysis 163
C Derivation of Zin and Zout 165
C.1 Zin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 165
C.2 Zout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 167
D Derivation of the cascaded oP1dB 169
E Table of element values for the designed circuits 17
Recommended from our members
Architectures and Circuits Leveraging Injection-Locked Oscillators for Ultra-Low Voltage Clock Synthesis and Reference-less Receivers for Dense Chip-to-Chip Communications
High performance computing is critical for the needs of scientific discovery and economic competitiveness. An extreme-scale computing system at 1000x the performance of today’s petaflop machines will exhibit massive parallelism on multiple vertical fronts, from thousands of computational units on a single processor to thousands of processors in a single data center. To facilitate such a massively-parallel extreme-scale computing, a key challenge is power. The challenge is not power associated with base computation but rather the problem of transporting data from one chip to another at high enough rates. This thesis presents architectures and techniques to achieve low power and area footprint while achieving high data rates in a dense very-short reach (VSR) chip-to-chip (C2C) communication network. High-speed serial communication operating at ultra-low supplies improves the energy-efficiency and lowers the power envelop of a system doing an exaflop of loops. One focus area of this thesis is clock synthesis for such energy-efficient interconnect applications operating at high speeds and ultra-low supplies. A sub-integer clockfrequency synthesizer is presented that incorporates a multi-phase injection-locked ring-oscillator-based prescaler for operation at an ultra-low supply voltage of 0.5V, phase-switching based programmable division for sub-integer clock-frequency synthesis, and automatic calibration to ensure injection lock. A record speed of 9GHz has been demonstrated at 0.5V in 45nm SOI CMOS. It consumes 3.5mW of power at 9.12GHz and 0.052 of area, while showing an output phase noise of -100dBc/Hz at 1MHz offset and RMS jitter of 325fs; it achieves a net of -186.5 in a 45-nm SOI CMOS process. This thesis also describes a receiver with a reference-less clocking architecture for high-density VSR-C2C links. This architecture simplifies clock-tree planning in dense extreme-scaling computing environments and has high-bandwidth CDR to enable SSC for suppressing EMI and to mitigate TX jitter requirements. It features clock-less DFE and a high-bandwidth CDR based on master-slave ILOs for phase generation/rotation. The RX is implemented in 14nm CMOS and characterized at 19Gb/s. It is 1.5x faster that previous reference-less embedded-oscillator based designs with greater than 100MHz jitter tolerance bandwidth and recovers error-free data over VSR-C2C channels. It achieves a power-efficiency of 2.9pJ/b while recovering error-free data (BER 200MHz and the INL of the ILO-based phase-rotator (32- Steps/UI) is <1-LSB. Lastly, this thesis develops a time-domain delay-based modeling of injection locking to describe injection-locking phenomena in nonharmonic oscillators. The model is used to predict the locking bandwidth, and the locking dynamics of the locked oscillator. The model predictions are verified against simulations and measurements of a four-stage differential ring oscillator. The model is further used to predict the injection-locking behavior of a single-ended CMOS inverter based ring oscillator, the lock range of a multi-phase injection-locked ring-oscillator-based prescaler, as well as the dynamics of tracking injection phase perturbations in injection-locked masterslave oscillators; demonstrating its versatility in application to any nonharmonic oscillator
[Research Pertaining to Physics, Space Sciences, Computer Systems, Information Processing, and Control Systems]
Research project reports pertaining to physics, space sciences, computer systems, information processing, and control system
- …