739 research outputs found

    Robust symmetric multiplication for programmable analog VLSI array processing

    Get PDF
    This paper presents an electrically programmable analog multiplier. The circuit performs the multiplication between an input variable and an electrically selectable scaling factor. The multiplier is divided in several blocks: a linearized transconductor, binary weighted current mirrors and a differential to single-ended current adder. This paper shows the advantages introduced using a linearized OTA-based multiplier. The circuit presented renders higher linearity and symmetry in the output current than a previously reported single-transistor multiplier. Its inclusion in an array processor based on CNN allows for a more accurate implementation of the processing model and a more robust weight distribution scheme than those found in previous designs.Office of Naval Research (USA) N-00014- 02-1-0884Ministerio de Ciencia y Tecnología TIC2003-09817-C02-0

    Performance evaluation and limitations of a vision system on a reconfigurable/programmable chip

    Get PDF
    This paper presents a survey of the characteristics of a vision system implemented in a reconfigurable/programmable chip (FPGA). System limitations and performance have been evaluated in order to derive specifications and constraints for further vision system synthesis. The system hereby reported has a conventional architecture. It consists in a central microprocessor (CPU) and the necessary peripheral elements for data acquisition, data storage and communications. It has been designed to stand alone, but a link to the programming and debugging tools running in a digital host (PC) is provided. In order to alleviate the computational load of the central microprocessor, we have designed a visual co-processor in charge of the low-level image processing tasks. It operates autonomously, commanded by the CPU, as another system peripheral. The complete system, without the sensor, has been implemented in a single reconfigurable chip as a SOPC. The incorporation of a dedicated visual co-processor, with specific circuitry for low-level image processing acceleration, enhances the system throughput outperforming conventional processing schemes. However, time-multiplexing of the dedicated hardware remains a limiting factor for the achievable peak computing power. We have quantified this effect and sketched possible solutions, like replication of the specific image processing hardware. © J.UCS.This work has been partially funded by project FIT-330100-2005-162 of the Spanish Ministry of Industry, Tourism and Commerce. The work of F. J. Sánchez-Fernández is supported by a grant of the Spanish Ministry of Education and Science.Peer Reviewe

    El hogar inteligente

    Get PDF
    La sociedad actual ha acogido la tecnología con los brazos abiertos : pocos subsistirían un día sin móvil y hay quien tiene un televisor mayor que su salón. Muchos vivimos en hogares tecnológicos, pero ¿vivimos ya en hogares inteligentes

    A Focal-Plane Image Processor for Low Power Adaptive Capture and Analysis of the Visual Stimulus

    Get PDF
    Portable applications of artificial vision are limited by the fact that conventional processing schemes fail to meet the specifications under a tight power budget. A bio-inspired approach, based in the goal-directed organization of sensory organs found in nature, has been employed to implement a focal-plane image processor for low power vision applications. The prototype contains a multi-layered CNN structure concurrent with 32times32 photosensors with locally programmable integration time for adaptive image capture with on-chip local and global adaptation mechanisms. A more robust and linear multiplier block has been employed to reduce irregular analog wave propagation ought to asymmetric synapses. The predicted computing power per power consumption, 142MOPS/mW, is orders of magnitude above what rendered by conventional architectures

    Recommendations and guidelines for applied nutrition experiments in rabbits

    Full text link
    [EN] The aim of this paper was to draw up a set of recommendations for applied nutrition and feeding trials with rabbits, in relation to certain aspects such as determining the nutritive value of raw materials or diets in growing or reproducing animals, studying digestive physiology and obtaining growth and reproduction parameters. We deal first with animals, size of the sample, housing conditions, diets, handling, measurements, and the data analyses relevant to the design of the experiment are described. Secondly, we give a list of recommended items and include some comments.This study was partly supported by the EUROPEAN COMMISSION (ERAFE program and the COST 848 Action).Fernández-Carmona, J.; Blas, E.; Pascual Amorós, JJ.; Maertens, L.; Gidenne, T.; Xiccato, G.; García, J. (2005). Recommendations and guidelines for applied nutrition experiments in rabbits. World Rabbit Science. 13. doi:10.4995/wrs.2005.516SWORD1

    Performance evaluation and limitations of a vision system on a reconfigurable/programmable chip

    Get PDF
    This paper presents a survey of the characteristics of a vision system implemented in a reconfigurable/programmable chip (FPGA). System limitations and performance have been evaluated in order to derive specifications and constraints for further vision system synthesis. The system hereby reported has a conventional architecture. It consists in a central microprocessor (CPU) and the necessary peripheral elements for data acquisition, data storage and communications. It has been designed to stand alone, but a link to the programming and debugging tools running in a digital host (PC) is provided. In order to alleviate the computational load of the central microprocessor, we have designed a visual co-processor in charge of the low-level image processing tasks. It operates autonomously, commanded by the CPU, as another system peripheral. The complete system, without the sensor, has been implemented in a single reconfigurable chip as a SOPC. The incorporation of a dedicated visual co-processor, with specific circuitry for low-level image processing acceleration, enhances the system throughput outperforming conventional processing schemes. However, timemultiplexing of the dedicated hardware remains a limiting factor for the achievable peak computing power. We have quantified this effect and sketched possible solutions, like replication of the specific image processing hardware

    A vision-based monitoring system for very early automatic detection of forest fires

    Get PDF
    Trabajo presentado a la "I International Conference on Modelling, Monitoring and Management of Forest Fires" celebrada en Toledo del 17 al 19 de Septiembre de 2008.International Conference on Modelling, Monitoring and Management of Forest Fires I This paper describes a system capable of detecting smoke at the very beginning of a forest fire with a precise spatial resolution. The system is based on a wireless vision sensor network. Each sensor monitors a small area of vegetation by running on-site a tailored vision algorithm to detect the presence of smoke. This algorithm examines chromaticity changes and spatio-temporal patterns in the scene that are characteristic of the smoke dynamics at early stages of propagation. Processing takes place at the sensor nodes and, if that is the case, an alarm signal is transmitted through the network along with a reference to the location of the triggered zone - without requiring complex GIS systems. This method improves the spatial resolution on the surveilled area and reduces the rate of false alarms. An energy efficient implementation of the sensor/processor devices is crucial as it determines the autonomy of the network nodes. At this point, we have developed an ad hoc vision algorithm, adapted to the nature of the problem, to be integrated into a single-chip sensor/processor. As a first step to validate the feasibility of the system, we applied the algorithm to smoke sequences recorded with commercial cameras at real-world scenarios that simulate the working conditions of the network nodes. The results obtained point to a very high reliability and robustness in the detection process.This work is funded by Junta de Andalucía (CICE) through project 2006-TIC-2352.Peer Reviewe

    Lesiones en la lucha tradicional: el caso de la lucha leonesa (2005-2015)

    Get PDF
    El objetivo de este estudio fue describir la localización anatómica, el tipo y la gravedad de las lesiones ocurridas en las competiciones oficiales de las ligas de verano masculinas (2005-2015) de Lucha Leonesa. Al objeto de realizar un análisis más profundo, se tuvo en cuenta, el perfil del luchador. Se produjeron un total de 401 lesiones, siendo los luchadores de mayor nivel los que menos número de lesiones sufrieron. Las contusiones fueron las lesiones más frecuentes (41,4%) pero entre las graves fueron los esguinces (42,3%). Los miembros inferiores fueron la localización más frecuente en el total de lesiones (38,2%) y entre las graves (45,4%). La rodilla, el tórax y el hombro acumulaban casi la mitad de las lesiones y el 68% de las lesiones graves. Los resultados obtenidos sugieren que las características de las lesiones que se pueden observar en la lucha leonesa son similares a las de otros deportes de combate.Peer ReviewedPostprint (published version
    corecore