116 research outputs found

    Topics in chaotic secure communication

    Get PDF
    Results in nonlinear dynamics and chaos during this decade have been applied to problems in secure communications with limited success. Most of these applications have been based on the chaotic synchronization property discovered by Pecora and Carroll in 1989 [37]. Short [44, 45, 48] demonstrated the effectiveness of nonlinear dynamic (NLD) forecasting methods in breaking this class of communication schemes. In response, investigators have proposed enhancements to the basic synchronization technique in an attempt to improve the security properties. In this work two of these newer communication systems will be analyzed using NLD forecasting and other techniques to determine the level of security they provide. It will be shown that the transmitted waveform alone allows an eavesdropper to extract the message. During the course of this research, a new impulsively initialized, binary chaotic communication scheme has been developed, which eliminates the most significant weaknesses of its predecessors. This new approach is based on symbolic dynamics and chaotic control, and may be implemented using one-dimensional maps, which gives the designer more control over the statistics of the transmitted binary stream. Recent results in a certain class of one-dimensional chaotic maps will be discussed in this context. The potential for using NLD techniques in problems from standard digital communications will also be explored. The two problems which will be addressed are bit errors due to channel effects and co-channel interference. It will be shown that NLD reconstruction methods provide a way to exploit the short-term determinism that is present in these types of communication signals

    A framework for the conceptual modeling of discrete dynamic systems

    Get PDF

    Extended Horn clauses: the framework and some semantics

    Get PDF

    Spiral model approach to microprocessor laboratory system design

    Get PDF

    Embedding Schemes for Interconnection Networks.

    Get PDF
    Graph embeddings play an important role in interconnection network and VLSI design. Designing efficient embedding strategies for simulating one network by another and determining the number of layers required to build a VLSI chip are just two of the many areas in which graph embeddings are used. In the area of network simulation we develop efficient, small dilation embeddings of a butterfly network into a different size and/or type of butterfly network. The genus of a graph gives an indication of how many layers are required to build a circuit. We have determined the exact genus for the permutation network called the star graph, and have given a lower bound for the genus of the permutation network called the pancake graph. The star graph has been proposed as an alternative to the binary hypercube and, therefore, we compare the genus of the star graph with that of the binary hypercube. Another type of embedding that is helpful in determining the number of layers is a book embedding. We develop upper and lower bounds on the pagenumber of a book embedding of the k-ary hypercube along with an upper bound on the cumulative pagewidth

    A Computational Framework for Efficient Error Correcting Codes Using an Artificial Neural Network Paradigm.

    Get PDF
    The quest for an efficient computational approach to neural connectivity problems has undergone a significant evolution in the last few years. The current best systems are far from equaling human performance, especially when a program of instructions is executed sequentially as in a von Neuman computer. On the other hand, neural net models are potential candidates for parallel processing since they explore many competing hypotheses simultaneously using massively parallel nets composed of many computational elements connected by links with variable weights. Thus, the application of modeling of a neural network must be complemented by deep insight into how to embed algorithms for an error correcting paradigm in order to gain the advantage of parallel computation. In this dissertation, we construct a neural network for single error detection and correction in linear codes. Then we present an error-detecting paradigm in the framework of neural networks. We consider the problem of error detection of systematic unidirectional codes which is assumed to have double or triple errors. The generalization of network construction for the error-detecting codes is discussed with a heuristic algorithm. We also describe models of the code construction, detection and correction of t-EC/d-ED/AUED (t-Error Correcting/d-Error Detecting/All Unidirectional Error Detecting) codes which are more general codes in the error correcting paradigm

    Multi-carrier CDMA using convolutional coding and interference cancellation

    Get PDF
    SIGLEAvailable from British Library Document Supply Centre-DSC:DXN016251 / BLDSC - British Library Document Supply CentreGBUnited Kingdo

    Software and hardware implementation of the RSA public key cipher

    Get PDF
    Cryptographic systems and their use in communications are presented. The advantages obtained by the use of a public key cipher and the importance of this in a commercial environment are stressed. Two two main public key ciphers are considered. The RSA public key cipher is introduced and various methods for implementing this cipher on a standard, nondedicated, 8 bit microprocessor are investigated. The performance of the different algorithms are evaluated and compared. Various ways of increasing the performance are considered. The limitations imposed by the performance on the practical use of the cipher are discussed. The importance of the key to the security of the cipher is assessed. Different forms of attack are mentioned and a procedure for generating keys, which minimise the probability of a sucessful attack is presented. This procedure is implemented on a minicomputer. Use of the method on personal computers or microprocessors is examined. Methods for performing multiplication in hardware, with particular emphasis on the use of these methods in modular multiplication, are detailed. An algorithm for performing part of the encryption function in hardware and the hardware necessary for it is described. Different methods for implementing the hardware are discussed and one is choosen. A description of the hardware unit is given. The design and development of an application specific integrated circuit (ASIC) to perform key elements of the encryption function is described. The various stages of the design process are detailed. The results expected from this device and its integration into the overall encryption scheme are presented

    Development and implementation of real time image analysis algorithms

    Get PDF
    This work concerns the development and implementation of real-time image processing algorithms. Such systems may be applied to industrial inspection problems, which typically require basic operations to be performed on 256 x 256 pixel images in 20 to 100ms using systems costing less than about &pound;20000.Building such systems is difficult because conventional processors executing at around 1MIPS with conventional algorithms are some 2 orders of magnitude too slow. A solution to this is to use a closely coupled array processor such as the DAP, or CLIP4 which is designed especially for image processing. However such a space-parallel architecture imposes its own structure on the problem, and this restricts the class of algorithms which may be efficiently executed to those exhibiting similar space parallelism, i.e. so-called 'parallel algorithms'. This thesis examines an alternative approach which uses a mix of conventional processors and high speed hardware processors. A special frame store has been built for the acquisition and display of images stored in memory on a multiprocessor backplane. Also described are an interface to a host mini-computer, a bus interface to the system and its use with some hardwired and microcoded processors. This system is compared to a single computer operating with a frame store optimised for image processing. The basic software and hardware system described in this thesis has been used in a factory environment for foodproduct inspection.<p

    Energy Efficient, Cooperative Communication in Low-Power Wireless Networks

    Get PDF
    The increased interest in massive deployment of wireless sensors and network densification requires more innovation in low-latency communication across multi-hop networks. Moreover, the resource constrained nature of sensor nodes calls for more energy efficient transmission protocols, in order to increase the battery life of said devices. Therefore, it is important to investigate possible technologies that would aid in improving energy efficiency and decreasing latency in wireless sensor networks (WSN) while focusing on application specific requirements. To this end, and based on state of the art Glossy, a low-power WSN flooding protocol, this dissertation introduces two energy efficient, cooperative transmission schemes for low-power communication in WSNs, with the aim of achieving performance gains in energy efficiency, latency and power consumption. These approaches apply several cooperative transmission technologies such as physical layer network coding and transmit beamforming. Moreover, mathematical tools such as convex optimization and game theory are used in order to analytically construct the proposed schemes. Then, system level simulations are performed, where the proposed schemes are evaluated based on different criteria. First, in order to improve over all latency in the network as well as energy efficiency, MF-Glossy is proposed; a communication scheme that enables the simultaneous flooding of different packets from multiple sources to all nodes in the network. Using a communication-theoretic analysis, upper bounds on the performance of Glossy and MF-Glossy are determined. Further, simulation results show that MF-Glossy has the potential to achieve several-fold improvements in goodput and latency across a wide spectrum of network configurations at lower energy costs and comparable packet reception rates. Hardware implementation challenges are discussed as a step towards harnessing the potential of MF-Glossy in real networks, while focusing on key challenges and possible solutions. Second, under the assumption of available channel state information (CSI) at all nodes, centralized and distributed beamforming and power control algorithms are proposed and their performance is evaluated. They are compared in terms of energy efficiency to standard Glossy. Numerical simulations demonstrate that a centralized power control scheme can achieve several-fold improvements in energy efficiency over Glossy across a wide spectrum of network configurations at comparable packet reception rates. Furthermore, the more realistic scenario where CSI is not available at transmitting nodes is considered. To battle CSI unavailability, cooperation is introduced on two stages. First, cooperation between receiving and transmitting nodes is proposed for the process of CSI acquisition, where the receivers provide the transmitters with quantized (e.g. imperfect) CSI. Then, cooperation within transmitting nodes is proposed for the process of multi-cast transmit beamforming. In addition to an analytical formulation of the robust multi-cast beamforming problem with imperfect CSI, its performance is evaluated, in terms of energy efficiency, through numerical simulations. It is shown that the level of cooperation, represented by the number of limited feedback bits from receivers to transmitters, greatly impacts energy efficiency. To this end, the optimization problem of finding the optimal number of feedback bits B is formulated, as a programming problem, under QoS constraints of 5% maximum outage. Numerical simulations show that there exists an optimal number of feedback bits that maximizes energy efficiency. Finally, the effect of choosing cooperating transmitters on energy efficiency is studied, where it is shown that an optimum group of cooperating transmit nodes, also known as a transmit coalition, can be formed in order to maximize energy efficiency. The investigated techniques including optimum feedback bits and transmit coalition formation can achieve a 100% increase in energy efficiency when compared to state of the art Glossy under same operation requirements in very dense networks. In summary, the two main contributions in this dissertation provide insights on the possible performance gains that can be achieved when cooperative technologies are used in low-power wireless networks
    • 

    corecore