748 research outputs found
Design and Analysis of an Adaptive Asynchronous System Architecture for Energy Efficiency
Power has become a critical design parameter for digital CMOS integrated circuits. With performance still garnering much concern, a central idea has emerged: minimizing power consumption while maintaining performance. The use of dynamic voltage scaling (DVS) with parallelism has shown to be an effective way of saving power while maintaining performance. However, the potency of DVS and parallelism in traditional, clocked synchronous systems is limited because of the strict timing requirements such systems must comply with. Delay-insensitive (DI) asynchronous systems have the potential to benefit more from these techniques due to their flexible timing requirements and high modularity. This dissertation presents the design and analysis of a real-time adaptive DVS architecture for paralleled Multi-Threshold NULL Convention Logic (MTNCL) systems. Results show that energy-efficient systems with low area overhead can be created using this approach
Recommended from our members
Fully-photonic digital radio over fibre for future super-broadband access network applications
This thesis was submitted for the degree of Doctor of Philosophy and awarded by Brunel UniversityIn this thesis a Fully-Photonic DRoF (FP-DRoF) system is proposed for deploying of future super-broadband access networks. Digital Radio over Fibre (DRoF) is more independent of the fibre network impairments and the length of fibre than the ARoF link. In order for fully optical deployment of the signal conversion techniques in the FP-DRoF architecture, two key components an Analogue-to-Digital Converter (ADC) and a Digital-to-Analogue Converter (DAC)) for data conversion are designed and their performance are investigated whereas the physical functionality is evaluated. The system simulation results of the proposed pipelined Photonic ADC (PADC) show that the PADC has 10 GHz bandwidth around 60 GHz of sampling rate. Furthermore, by
changing the bandwidth of the optical bandpass filter, switching to another band of sampling frequency provides optimised performance condition of the PADC. The PADC has low changes on the Effective Number of Bit (ENOB) response versus analogue RF input from 1 GHz up to 22 GHz for 60 GHz sampling frequency. The proposed 8-Bit pipelined PADC performance in terms of ENOB is evaluated at 60 Gigasample/s which is about 4.1. Recently, different methods have been reported by researchers to implement Photonic DACs
(PDACs), but their aim was to convert digital electrical signals to the corresponding analogue signal by assisting the optical techniques. In this thesis, a Binary Weighted PDAC (BW-PDAC) is proposed. In this BW-PDAC, optical digital signals are fully optically converted to an analogue signal. The spurious free dynamic range at the output of the PDAC in a back-to-back deployment of the PADC and the PDAC was 26.6 dBc. For further improvement in the system performance, a 3R (Retiming, Reshaping and Reamplifying) regeneration system is proposed in this thesis. Simulation results show that for an ultrashort RZ pulse with a 5% duty cycle at 65 Gbit/s using the proposed 3R regeneration system on a link reduces rms timing jitter by 90% while the regenerated pulse eye opening height is improved by 65%. Finally, in this thesis the proposed FP-DRoF functionality is evaluated whereas its performance is investigated through a dedicated and shared fibre links. The simulation results show (in the case of low level signal to noise ratio, in comparison with ARoF through
a dedicated fibre link) that the FP-DRoF has better BER performance than the ARoF in the order of 10-20. Furthermore, in order to realize a BER about 10-25 for the ARoF, the power penalty is about 4 dBm higher than the FP-DRoF link. The simulation results demonstrate that by considering 0.2 dB/km attenuation of a standard single mode fibre, the dedicated fibre length for the FP-DRoF link can be increased to about 20 km more than the ARoF link. Moreover, for performance assessment of the proposed FP-DRoF in a shared fibre link, the BER of the FP-DRoF link is about 10-10 magnitude less than the ARoF link for -19 dBm launched power into the fibre and the power penalty of the ARoF system is 10 dBm more than the FP-DRoF link. It is significant to increase the fibre link’s length of the FP-DRoF access network using common infrastructure. In addition, the simulation results are demonstrated that the FP-DRoF with non-uniform Wavelength Division Multiplexing (WDM) is more robust against four wave mixing impairment than the conventional WDM technique with uniform wavelength allocation and has better performance in terms of BER. It is clearly verified that the lunched power penalty at CS for DRoF link with uniform WDM techniques is about 2 dB higher than non-uniform WDM technique. Furthermore, uniform WDM method requires more bandwidth than non-uniform scheme which depends on the total number of channels and channels spacing
Publications of the Jet Propulsion Laboratory, 1985
This bibliography describes and indexes by primary author the externally distributed technical reporting, released during calender year 1985, that resulted from scientific and engineering work performed, or managed, by the Jet Propulsion Laboratory. Three classes of publications are included: JPL publications in which the information is complete for a specific accomplisment; Articles from the quarterly Telecommunications and Data Acquisition (TDA) Progress Report; and article published in the open literature
Exploring manycore architectures for next-generation HPC systems through the MANGO approach
[EN] The Horizon 2020 MANGO project aims at exploring deeply heterogeneous accelerators for use in High-Performance Computing systems running multiple applications with different Quality of Service (QoS) levels. The main goal of the project is to exploit customization to adapt computing resources to reach the desired QoS. For this purpose, it explores different but interrelated mechanisms across the architecture and system software. In particular, in this paper we focus on the runtime resource management, the thermal management, and support provided for parallel programming, as well as introducing three applications on which the project foreground will be validated.This project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement No 671668.Flich Cardo, J.; Agosta, G.; Ampletzer, P.; Atienza-Alonso, D.; Brandolese, C.; Cappe, E.; Cilardo, A.... (2018). Exploring manycore architectures for next-generation HPC systems through the MANGO approach. Microprocessors and Microsystems. 61:154-170. https://doi.org/10.1016/j.micpro.2018.05.011S1541706
Performance analysis of multicore processors using multi-scaling techniques
Integrating more cores per chip enables more programs to run simultaneously, and more easily switch from one program to another, and the system performance will be improved significantly. However, this current trend of central processing unit (CPU) performance cannot be maintained since the budget of power per chip has not risen while the consumption of power per core has slowly reduced. Generally, the processor’s maximum performance is proportional to the product of the number of their cores and the frequency they are running at. However, this is usually limited by constraints of power. In this study, first, the voltage/frequency adjustment of the running cores has been analyzed for several programs to improve the processor’s performance within the constraint of power. Second, the impact of dynamically scaling the number of running cores is summarized for additional performance improvements of the active programs and applications. Finally, it has been verified that scaling the number of the running cores and their voltage/frequency simultaneously can improve the processor’s performance for a higher power dissipation or under power constraints. The performance analysis and improvements are obtained in a real-time simulation on a Linux operating system using a GEM5 simulator. Results indicated that performance improvement was attained at 59.98%, 33.33%, and 66.65% for the three scenarios, respectively
DVFS using clock scheduling for Multicore Systems-on-Chip and Networks-on-Chip
A modern System-on-Chip (SoC) contains processor cores, application-specific process-
ing elements, memory, peripherals, all connected with a high-bandwidth and low-latency
Network-on-Chip (NoC). The downside of such very high level of integration and con-
nectivity is the high power consumption. In CMOS technology this is made of a dynamic
and a static component. To reduce the dynamic component, Dynamic voltage and Fre-
quency Scaling (DVFS) has been adopted. Although DVFS is very effective chip-wide,
the power optimization of complex SoCs calls for a finer grain application of DVFS.
Ideally all the main components of an SoC should be provided with a DVFS controller.
An SoC with a DVFS controller per component with individual DC-DC converters and
PLL/DLL circuits cannot scale in size to hundreds of components, which are in the
research agenda. We present an alternative that will permit such scaling. It is possible
to achieve results close to an optimum DVFS by hopping between few voltage levels
and by an innovative application of clock-gating that we term as clock scheduling. We
obtain an effective clock frequency by periodically killing some clock cycles of a master
clock. We can apply voltage scaling for some of the periodic clock schedules which yield
effective clock 1/2, 1/3, . . . By dithering between few voltages we obtain results close to
an ideal DVFS system in simple pipelined circuits and in a complex example, a NoC’s
switch.
Again in the context of a NoC, we show how clock scheduling and voltage scaling can
be automatically determined by means of a proportional-integral loop controller that
keeps track of the network load. We describe in detail its implementation and all the
circuit-level issues that we found. For a single switch, result shows an advantage of up
to 2X over simple frequency scaling without voltage scaling.
By providing each NoC’s switch with our simple DVFS controller, power saving at
network level can be significantly more than what a a global DVFS controller can get.
In a realistic scenario represented by network traces generated by video applications
(MPEG, PIP, MWD, VoPD), we obtain an average power saving of 33%.
To reduce static power, the Power-Gating (PG) technique is used and consists in switching-
off power supply of unused blocks via pMOS headers or nMOS footers in series with such
blocks. Even though research has been done in this field, the application of PG to NoCs
has not been fully investigated. We show that it is possible to apply PG to the input
buffers of a NoC switch. Their leakage power contributes about 40-50% of total NoC
power, hence reducing such contribution is worthwhile. We partitioned buffers in banks
and apply PG only to inactive banks. With our technique, it is possible to save about
40% in leakage power, without impact on performance
Research in Applied Mathematics, Fluid Mechanics and Computer Science
This report summarizes research conducted at the Institute for Computer Applications in Science and Engineering in applied mathematics, fluid mechanics, and computer science during the period October 1, 1998 through March 31, 1999
- …