7 research outputs found

    Very High Frequency Switch-Mode Power Supplies.:Miniaturization of Power Electronics.

    Get PDF

    High frequency electromagnetic links for wireless power transfer

    Get PDF
    This thesis investigates inductive links used in wireless power transfer systems. Inductive power transfer can be used as a power delivery method for a variety of portable devices, from medical implants to electric vehicles and is gaining increased interest. The focus is on high quality factor coils and MHz operation, where accurate measurements are difficult to achieve. Fast models of all pertinent aspects of inductive power transfer systems for constant cross section coils are developed. These models are used to optimise a new coil winding pattern that aims to increase efficiency in volume constrained scenarios. Measurement systems are developed to measure coil Q factors in excess of 1,000. The prototype measurement systems are verified against models of that system, as well as finite element simulations of the coil under test. Shielding of inductive power transfer systems is then investigated. A structure typically used at GHz frequencies, the artificial magnetic conductor, is miniaturised as an alternative to conventional ferrite backed ground plane shielding. Finite element simulation shows this structure significantly improves link efficiency. The artificial magnetic conductor prototype does not result in a gain in efficiency expected, however it does display the properties expected of an artificial magnetic conductor, including increased coupling factor. Finally, an unconventional inductive power transfer system is presented where transmitter and receiver are up to 6m away from each other and of radically different size. This system provides mW level power to remote devices in a room, for example thermostats or e-ink displays. Conventional approaches to design do not consider the distortion of the magnetic field caused by metallic objects in the room. It was found that treating the system as a decoupled receiver and transmitter provides a better prediction of received power in real world environments.Open Acces

    Electronics for Sensors

    Get PDF
    The aim of this Special Issue is to explore new advanced solutions in electronic systems and interfaces to be employed in sensors, describing best practices, implementations, and applications. The selected papers in particular concern photomultiplier tubes (PMTs) and silicon photomultipliers (SiPMs) interfaces and applications, techniques for monitoring radiation levels, electronics for biomedical applications, design and applications of time-to-digital converters, interfaces for image sensors, and general-purpose theory and topologies for electronic interfaces

    The 1992 4th NASA SERC Symposium on VLSI Design

    Get PDF
    Papers from the fourth annual NASA Symposium on VLSI Design, co-sponsored by the IEEE, are presented. Each year this symposium is organized by the NASA Space Engineering Research Center (SERC) at the University of Idaho and is held in conjunction with a quarterly meeting of the NASA Data System Technology Working Group (DSTWG). One task of the DSTWG is to develop new electronic technologies that will meet next generation electronic data system needs. The symposium provides insights into developments in VLSI and digital systems which can be used to increase data systems performance. The NASA SERC is proud to offer, at its fourth symposium on VLSI design, presentations by an outstanding set of individuals from national laboratories, the electronics industry, and universities. These speakers share insights into next generation advances that will serve as a basis for future VLSI design

    Heterogeneous Chip Multiprocessor: Data Representation, Mixed-Signal Processing Tiles, and System Design

    Get PDF
    With the emergence of big data, the need for more computationally intensive processors that can handle the increased processing demand has risen. Conventional computing paradigms based on the Von Neumann model that separates computational and memory structures have become outdated and less efficient for this increased demand. As the speed and memory density of processors have increased significantly over the years, these models of computing, which rely on a constant stream of data between the processor and memory, see less gains due to finite bandwidth and latency. Moreover, in the presence of extreme scaling, these conventional systems, implemented in submicron integrated circuits, have become even more susceptible to process variability, static leakage current, and more. In this work, alternative paradigms, predicated on distributive processing with robust data representation and mixed-signal processing tiles, are explored for constructing more efficient and scalable computing systems in application specific integrated circuits (ASICs). The focus of this dissertation work has been on heterogeneous chip multi-processor (CMP) design and optimization across different levels of abstraction. On the level of data representation, a different modality of representation based on random pulse density modulation (RPDM) coding is explored for more efficient processing using stochastic computation. On the level of circuit description, mixed-signal integrated circuits that exploit charge-based computing for energy efficient fixed point arithmetic are designed. Consequently, 8 different chips that test and showcase these circuits were fabricated in submicron CMOS processes. Finally, on the architectural level of description, a compact instruction-set processor and controller that facilitates distributive computing on System-On-Chips (SoCs) is designed. In addition to this, a robust bufferless network architecture is designed with a network simulator, and I/O cells are designed for SoCs. The culmination of this thesis work has led to the design and fabrication of a heterogeneous chip multi- processor prototype comprised of over 12,000 VVM cores, warp/dewarp processors, cache, and additional processors, which can be applied towards energy efficient large-scale data processing
    corecore