118,456 research outputs found
IMPLEMENTATION OF LOW AREA AND DELAY BIT LEVEL ADDER-TREES
Digital filters are becoming ubiquitous in audio applications. As a result, good digital filter performance is important to audio system design. Digital filters uses finite precision to represent signals and are differ from analog filters as digital filters uses finite precision arithmetic to compute the filter response. In this project, FIR filter is implemented in Xilinx ISE using VERILOG language. VERILOG coding for the FIR filter is implemented in this project and waveforms are observed through simulation. Adder posses less weight when compared to multipliers in terms of silicon area and this is an advantageous in FIR structure. For this project the chosen multipliers are booth and Wallace and the considered adders are carry save and carry skip. In this project we have to develop an RTL for the structures and verify the functionality of the structures along with performing the synthesis using Xilinx synthesizer. The results are compared in terms of area (LUT’S), power, delay and memory for various fir structures
NASA Tech Briefs, February 2006
Topics discussed include: Nearly Direct Measurement of Relative Permittivity; DCS-Neural-Network Program for Aircraft Control and Testing; Dielectric Heaters for Testing Spacecraft Nuclear Reactors; Using Doppler Shifts of GPS Signals To Measure Angular Speed; Monitoring Temperatures of Tires Using Luminescent Materials; Highly Efficient Multilayer Thermoelectric Devices; Very High-Speed Digital Video Capability for In-Flight Use; MMIC DHBT Common-Base Amplifier for 172 GHz; Modular, Microprocessor-Controlled Flash Lighting System; Generic Environment for Simulating Launch Operations; Modular Aero-Propulsion System Simulation; X-Windows Socket Widget Class; Infrastructure for Rapid Development of Java GUI Programs; Processing Raman Spectra of High-Pressure Hydrogen Flames; X-Windows Information Sharing Protocol Widget Class; Simulating Humans as Integral Parts of Spacecraft Missions; Analyzing Power Supply and Demand on the ISS; Polyimides From a-BPDA and Aromatic Diamines; Making Plant-Support Structures From Waste Plant Fiber; Large Deployable Reflectarray Antenna; Periodically Discharging, Gas-Coalescing Filter; Ion Milling On Steps for Fabrication of Nanowires; Neuro-Prosthetic Implants With Adjustable Electrode Arrays; Microfluidic Devices for Studying Biomolecular Interactions; Studying Functions of All Yeast Genes Simultaneously; Polarization Phase-Compensating Coats for Metallic Mirrors; Tunable-Bandwidth Filter System; Methodology for Designing Fault-Protection Software; and Ground-Based Localization of Mars Rovers
Single-Carrier Modulation versus OFDM for Millimeter-Wave Wireless MIMO
This paper presents results on the achievable spectral efficiency and on the
energy efficiency for a wireless multiple-input-multiple-output (MIMO) link
operating at millimeter wave frequencies (mmWave) in a typical 5G scenario. Two
different single-carrier modem schemes are considered, i.e., a traditional
modulation scheme with linear equalization at the receiver, and a
single-carrier modulation with cyclic prefix, frequency-domain equalization and
FFT-based processing at the receiver; these two schemes are compared with a
conventional MIMO-OFDM transceiver structure. Our analysis jointly takes into
account the peculiar characteristics of MIMO channels at mmWave frequencies,
the use of hybrid (analog-digital) pre-coding and post-coding beamformers, the
finite cardinality of the modulation structure, and the non-linear behavior of
the transmitter power amplifiers. Our results show that the best performance is
achieved by single-carrier modulation with time-domain equalization, which
exhibits the smallest loss due to the non-linear distortion, and whose
performance can be further improved by using advanced equalization schemes.
Results also confirm that performance gets severely degraded when the link
length exceeds 90-100 meters and the transmit power falls below 0 dBW.Comment: accepted for publication on IEEE Transactions on Communication
Low-Jitter Clock Multiplication: a Comparioson between PLLs and DLLs
This paper shows that, for a given power budget, a practical phase-locked loop (PLL)-based clock multiplier generates less jitter than a delay-locked loop (DLL) equivalent. This is due to the fact that the delay cells in a PLL ring-oscillator can consume more power per cell than their counterparts in the DLL. We can show that this effect is stronger than the notorious jitter accumulation effect that occurs in the voltage-controlled oscillator (VCO) of a PLL. First, an analysis of the stochastic-output jitter of the architectures, due to the most important noise sources, is presented. Then, another important source of jitter in a DLL-based clock multiplier is treated, namely the stochastic mismatch in the delay cells which compose the DLL voltage-controlled delay line (VCDL). An analysis is presented that relates the stochastic spread of the delay of the cells to the output jitter of the clock multiplier. A circuit design technique, called impedance level scaling, is then presented which allows the designer to optimize the noise and mismatch behavior of a circuit, independently from other specifications such as speed and linearity. Applying this technique on a delay cell design yields a direct tradeoff between noise induced jitter and power usage, and between stochastic mismatch induced jitter and power usage
Recommended from our members
Wavelet-based response spectrum compatible synthesis of accelerograms-Eurocode application (EC8)
An integrated approach for addressing the problem of synthesizing artificial seismic accelerograms compatible with a given displacement design/target spectrum is presented in conjunction with aseismic design applications. Initially, a stochastic dynamics solution is used to obtain a family of simulated non-stationary earthquake records whose response spectrum is on the average in good agreement with the target spectrum. The degree of the agreement depends significantly on the adoption of an appropriate parametric evolutionary power spectral form, which is related to the target spectrum in an approximate manner. The performance of two commonly used spectral forms along with a newly proposed one is assessed with respect to the elastic displacement design spectrum defined by the European code regulations (EC8). Subsequently, the computational versatility of the family of harmonic wavelets is employed to modify iteratively the simulated records to satisfy the compatibility criteria for artificial accelerograms prescribed by EC8. In the process, baseline correction steps, ordinarily taken to ensure that the obtained accelerograms are characterized by physically meaningful velocity and displacement traces, are elucidated. Obviously, the presented approach can be used not only in the case of the EC8, for which extensive numerical results/examples are included, but also for any code provisions mandated by regulatory agencies. In any case, the presented numerical results can be quite useful in any aseismic design process dominated by the EC8 specifications
Integrated Transversal Equalizers in High-Speed Fiber-Optic Systems
Intersymbol interference (ISI) caused by intermodal dispersion in multimode fibers is the major limiting factor in the achievable data rate or transmission distance in high-speed multimode fiber-optic links for local area networks applications. Compared with optical-domain and other electrical-domain dispersion compensation methods, equalization with transversal filters based on distributed circuit techniques presents a cost-effective and low-power solution. The design of integrated distributed transversal equalizers is described in detail with focus on delay lines and gain stages. This seven-tap distributed transversal equalizer prototype has been implemented in a commercial 0.18-µm SiGe BiCMOS process for 10-Gb/s multimode fiber-optic links. A seven-tap distributed transversal equalizer reduces the ISI of a 10-Gb/s signal after 800 m of 50-µm multimode fiber from 5 to 1.38 dB, and improves the bit-error rate from about 10^-5 to less than 10^-12
Power Flow Modelling of Dynamic Systems - Introduction to Modern Teaching Tools
As tools for dynamic system modelling both conventional methods such as
transfer function or state space representation and modern power flow based
methods are available. The latter methods do not depend on energy domain, are
able to preserve physical system structures, visualize power conversion or
coupling or split, identify power losses or storage, run on conventional
software and emphasize the relevance of energy as basic principle of known
physical domains. Nevertheless common control structures as well as analysis
and design tools may still be applied. Furthermore the generalization of power
flow methods as pseudo-power flow provides with a universal tool for any
dynamic modelling. The phenomenon of power flow constitutes an up to date
education methodology. Thus the paper summarizes fundamentals of selected power
flow oriented modelling methods, presents a Bond Graph block library for
teaching power oriented modelling as compact menu-driven freeware, introduces
selected examples and discusses special features.Comment: 12 pages, 9 figures, 4 table
Fractional Spectral Moments for Digital Simulation of Multivariate Wind Velocity Fields
In this paper, a method for the digital simulation of wind velocity fields by
Fractional Spectral Moment function is proposed. It is shown that by
constructing a digital filter whose coefficients are the fractional spectral
moments, it is possible to simulate samples of the target process as
superposition of Riesz fractional derivatives of a Gaussian white noise
processes. The key of this simulation technique is the generalized Taylor
expansion proposed by the authors. The method is extended to multivariate
processes and practical issues on the implementation of the method are
reported.Comment: 12 pages, 2 figure
- …