4,127 research outputs found
Analysis and design of wideband voltage controlled oscillators using self-oscillating active inductors.
Voltage controlled oscillators (VCOs) are essential components of RF circuits used in
transmitters and receivers as sources of carrier waves with variable frequencies. This, together
with a rapid development of microelectronic circuits, led to an extensive research
on integrated implementations of the oscillator circuits. One of the known approaches
to oscillator design employs resonators with active inductors electronic circuits simulating
the behavior of passive inductors using only transistors and capacitors. Such
resonators occupy only a fraction of the silicon area necessary for a passive inductor,
and thus allow to use chip area more eectively. The downsides of the active inductor
approach include: power consumption and noise introduced by transistors.
This thesis presents a new approach to active inductor oscillator design using selfoscillating
active inductor circuits. The instability necessary to start oscillations is
provided by the use of a passive RC network rather than a power consuming external
circuit employed in the standard oscillator approach. As a result, total power consumption
of the oscillator is improved. Although, some of the active inductors with
RC circuits has been reported in the literature, there has been no attempt to utilise
this technique in wideband voltage controlled oscillator design. For this reason, the
dissertation presents a thorough investigation of self-oscillating active inductor circuits,
providing a new set of design rules and related trade-os. This includes: a complete
small signal model of the oscillator, sensitivity analysis, large signal behavior of the circuit
and phase noise model. The presented theory is conrmed by extensive simulations
of wideband CMOS VCO circuit for various temperatures and process variations. The obtained results prove that active inductor oscillator performance is obtained without
the use of standard active compensation circuits. Finally, the concept of self-oscillating
active inductor has been employed to simple and fast OOK (On-Off Keying) transmitter
showing energy eciency comparable to the state of the art implementations reported
in the literature
A study of subterahertz HEMT monolithic oscillators
A detailed study of monolithic InP-based HEMT oscillators for subterahertz operation is presented. InAlAs/InGaAs HEMT's have been optimized for high frequency operation and showed very high maximum oscillation frequencies (f(sub max)) of 310 GHz using offset self-aligned gamma-gate technology. Power characteristics of HEMT oscillators are reported. An oscillation power of more than 10 mW was evaluated by large-signal analysis at 320 GHz using HEMT's with f(sub max) = 450 GHz, V(sub br) = 10 V and a gate width (W(sub g)) of 8 x 22.5 microns. Oscillator topology studies showed that complex feedback schemes such as dual and active feedback enhance the negative resistance. Push-push oscillator designs based on harmonic signal generation can finally be used to overcome the frequency barrier imposed by f(sub max)
Low power low voltage quadrature RC oscillators for modern RF receivers
Dissertação apresentada na Faculdade de Ciências e Tecnologia da Universidade Nova de Lisboa para a obtenção do grau de Mestre em Engenharia Electrotécnica e de ComputadoresThis thesis proposes a study of three different RC oscillators, two relaxation and a ring oscillator. All the circuits are implemented using UMC 130 nm CMOS technology with a supply voltage of 1.2 V.
We present a wideband MOS current/voltage controlled quadrature oscillator constituted
by two multivibrators. Two different forms of coupling named, soft (traditional)and hard (proposed) are differentiated and investigated. It is found that hard coupling
reduces the quadrature error and results in a low phase-noise (about 2 dB improvement)
with respect to soft coupling. The behaviour of the singular and coupled multivibrators
is investigated, when an external synchronizing harmonic is applied.
We introduce a new RC relaxation oscillator with pulse self biasing, to reduce power
consumption, and with harmonic ltering and resistor feedback, to reduce phase-noise.
The designed circuit has a very low phase-noise, -132.6 dBc/Hz @ 10 MHz offset, and
the power consumption is only 1 mW, which leads to a gure of merit (FOM) of -159.1
dBc/Hz.
The nal circuit is a two integrator fully implemented in CMOS technology, with low
power consumption. The respective layout is made and occupies a total area of5.856x10-3
mm2, post-layout simulation is also done
Design and performance analysis of a twin T-bridge RC harmonic oscillation generator with an operational amplifier
This paper presents the special features of harmonic generators and their widespread use and in particular the design, simulation and experimental studies of a twin T-bridge RC generator with an operational amplifier. The results obtained are analyzed and compared. For the particular implementation, the frequency error varies from 4 % in experimental studies to 6.7 % in the simulation, and in this case an average value of 5.35 % can be assumed
Design and Implementation of A 6-GHz Array of Four Differential VCOs Coupled Through a Resistive Network
International audienceThis paper presents the design and the implementation of a fully monolithic coupled-oscillator array, operating at 6 GHz with close to zero coupling phase, in 0.25 μm BICMOS SiGe process. This array is made of four LC-NMOS differential VCOs coupled through a resistor. The single LC-NMOS VCO structure is designed and optimized in terms of phase noise with a graphical optimization approach while satisfying design constraints. At 2.5 V power supply voltage, and a power dissipation of only 125 mW, the coupled oscillators array features a simulated phase noise of -127.3 dBc/Hz at 1 MHz frequency offset from a 6 GHz carrier, giving a simulated phase progression that was continuously variable over the range -64° < Δphi <64 ° and -116° < Δphi < 116°. This constant phase progression can be established by slightly detuning the peripheral array elements, while maintaining mutual synchronization
Multi-Loop-Ring-Oscillator Design and Analysis for Sub-Micron CMOS
Ring oscillators provide a central role in timing circuits for today?s mobile devices and desktop computers. Increased integration in these devices exacerbates switching noise on the supply, necessitating improved supply resilience. Furthermore, reduced voltage headroom in submicron technologies limits the number of stacked transistors available in a delay cell. Hence, conventional single-loop oscillators offer relatively few design options to achieve desired specifications, such as supply rejection. Existing state-of-the-art supply-rejection- enhancement methods include actively regulating the supply with an LDO, employing a fully differential or current-starved delay cell, using a hi-Z voltage-to-current converter, or compensating/calibrating the delay cell. Multiloop ring oscillators (MROs) offer an additional solution because by employing a more complex ring-connection structure and associated delay cell, the designer obtains an additional degree of freedom to meet the desired specifications.
Designing these more complex multiloop structures to start reliably and achieve the desired performance requires a systematic analysis procedure, which we attack on two fronts: (1) a generalized delay-cell viewpoint of the MRO structure to assist in both analysis and circuit layout, and (2) a survey of phase-noise analysis to provide a bank of methods to analyze MRO phase noise. We distill the salient phase-noise-analysis concepts/key equations previously developed to facilitate MRO and other non-conventional oscillator analysis. Furthermore, our proposed analysis framework demonstrates that all these methods boil down to obtaining three things: (1) noise modulation function (NMF), (2) noise transfer function (NTF), and (3) current-controlled-oscillator gain (KICO).
As a case study, we detail the design, analysis, and measurement of a proposed multiloop ring oscillator structure that provides improved power-supply isolation (more than 20dB increase in supply rejection over a conventional-oscillator control case fabricated on the same test chip). Applying our general multi-loop-oscillator framework to this proposed MRO circuit leads both to design-oriented expressions for the oscillation frequency and supply rejection as well as to an efficient layout technique facilitating cross-coupling for improved quadrature accuracy and systematic, substantially simplified layout effort
Microwave device investigations Semiannual progress report, 1 Oct. 1969 - 1 Apr. 1970
Beam-plasma interactions, cyclotron harmonic instability study, and millimeter and submillimeter wave detection by paramagnetic material
A Low Total Harmonic Distortion Sinusoidal Oscillator Based on Digital Harmonic Cancellation Technique
Sinusoidal oscillator is intensively used in many applications, such as built-in-self-testing and ADC characterization. An innovative medical application for skin cancer detection employed a technology named bio-impedance spectroscopy, which also requires highly linear sinusoidal-wave as the reference clock. Moreover, the generated sinusoidal signals should be tunable within the frequency range from 10kHz to 10MHz, and quadrature outputs are demanded for coherent demodulation within the system.
A design methodology of sinusoidal oscillator named digital-harmonic-cancellation (DHC) technique is presented. DHC technique is realized by summing up a set of square-wave signals with different phase shifts and different summing coefficient to cancel unwanted harmonics. With a general survey of literature, some sinusoidal oscillators based on DHC technique are reviewed and categorized. Also, the mathematical algorithm behind the technique is explained, and non-ideality effect is analyzed based on mathematical calculation.
The prototype is fabricated in OnSemi 0.5um CMOS technology. The experimental results of this work show that it can achieve HD2 is -59.74dB and HD3 is -60dB at 0.9MHz, and the frequency is tunable over 0.1MHz to 0.9MHz. The chip consumes area of 0.76mm2, and power consumption at 0.9MHz is 2.98mW. Another design in IBM 0.18um technology is still in the phase of design. The preliminary simulation results show that the 0.18um design can realize total harmonic distortion of -72dB at 10MHz with the power consumption of 0.4mW. The new design is very competitive with state-of-art, which will be finished with layout, submitted for fabrication and measured later
Multi-Loop-Ring-Oscillator Design and Analysis for Sub-Micron CMOS
Ring oscillators provide a central role in timing circuits for today?s mobile devices and desktop computers. Increased integration in these devices exacerbates switching noise on the supply, necessitating improved supply resilience. Furthermore, reduced voltage headroom in submicron technologies limits the number of stacked transistors available in a delay cell. Hence, conventional single-loop oscillators offer relatively few design options to achieve desired specifications, such as supply rejection. Existing state-of-the-art supply-rejection- enhancement methods include actively regulating the supply with an LDO, employing a fully differential or current-starved delay cell, using a hi-Z voltage-to-current converter, or compensating/calibrating the delay cell. Multiloop ring oscillators (MROs) offer an additional solution because by employing a more complex ring-connection structure and associated delay cell, the designer obtains an additional degree of freedom to meet the desired specifications.
Designing these more complex multiloop structures to start reliably and achieve the desired performance requires a systematic analysis procedure, which we attack on two fronts: (1) a generalized delay-cell viewpoint of the MRO structure to assist in both analysis and circuit layout, and (2) a survey of phase-noise analysis to provide a bank of methods to analyze MRO phase noise. We distill the salient phase-noise-analysis concepts/key equations previously developed to facilitate MRO and other non-conventional oscillator analysis. Furthermore, our proposed analysis framework demonstrates that all these methods boil down to obtaining three things: (1) noise modulation function (NMF), (2) noise transfer function (NTF), and (3) current-controlled-oscillator gain (KICO).
As a case study, we detail the design, analysis, and measurement of a proposed multiloop ring oscillator structure that provides improved power-supply isolation (more than 20dB increase in supply rejection over a conventional-oscillator control case fabricated on the same test chip). Applying our general multi-loop-oscillator framework to this proposed MRO circuit leads both to design-oriented expressions for the oscillation frequency and supply rejection as well as to an efficient layout technique facilitating cross-coupling for improved quadrature accuracy and systematic, substantially simplified layout effort
- …