188 research outputs found
A High Efficiency and Low Ripple Cross-Coupled Charge Pump Circuit
A fully integrated cross-coupled charge pump circuit with four-clock signals and a new method of body bias have been proposed. The new clock scheme eliminates all of the reversion power loss and reduces the ripple voltage. In addition, the largest voltage differences between the terminals of all transistors do not exceed the supply voltage. We have also solved the gate-oxide overstress problem in the conventional charge pump circuits and enhanced the reliability. The proposed charge pump circuit has been simulated using Spectre and in the TSMC 0.18um CMOS process. The simulation results show that the maximum voltage conversion efficiency of the new 3-stage cross-coupled circuit with an input voltage of 1.5V is 99.8%. Moreover, the output ripple voltage has been significantly reduced.Peer reviewe
A robust high-efficiency cross-coupled charge pump circuit without blocking transistors
This document is the Accepted Manuscript version of the following article: Minglin Ma, Xinglong Cai, Yichuang Sun, and Nike George, ‘A robust high-efficiency cross-coupled charge pump circuit without blocking transistors’, Analog Integrated Circuits and Signal Processing, Vol. 95 (3): 395-401, June 2018. Under embargo until 16 March 2019. The final publication is available at Springer via: https://doi.org/10.1007/s10470-018-1149-xA fully integrated cross-coupled charge pump circuit with a new clock scheme has been presented in this paper. The new clock scheme ensures that all NMOS pre-charge transistors are turned off when the voltages of main clock signals are high. Notably, all PMOS transfer transistors will be turned off when the voltages of the main clock signals are low. As a result, the charge pump eliminates all of the reversion power loss and reduces the ripple voltage. The proposed charge pump has a better performance even in scenarios where the main clock signals are mismatched. The proposed charge pump circuit was simulated using spectre in the TSMC 0.18 µm CMOS process. The simulation results show that the proposed charge pump circuit has a high voltage conversion efficiency and low ripple voltage.Peer reviewe
Impedance matching and DC-DC converter designs for tunable radio frequency based mobile telecommunication systems
Tunability and adaptability for radio frequency (RF) front-ends are highly desirable because
they not only enhance functionality and performance but also reduce the circuit size and cost.
This thesis presents a number of novel design strategies in DC-DC converters, impedance
networks and adaptive algorithms for tunable and adaptable RF based mobile
telecommunication systems. Specifically, the studies are divided into three major directions:
(a) high voltage switch controller based DC-DC converters for RF switch actuation; (b)
impedance network designs for impedance transformation of RF switches; and (c) adaptive
algorithms for determining the required impedance states at the RF switches.
In the first stage, two-phase step-up switched-capacitor (SC) DC-DC converters are
explored. The SC converter has a simple control method and a reduced physical volume. The
research investigations started with the linear and the non-linear voltage gain topologies. The
non-linear voltage gain topology provides a higher voltage gain in a smaller number of
stages compared to the linear voltage gain topology. Amongst the non-linear voltage gain
topologies, a Fibonacci SC converter has been identified as having lower losses and a higher
conversion ratio compared to other topologies. However, the implementation of a high
voltage (HV) gain Fibonacci SC converter is complex due to the requirement of widely
different gate voltages for the transistors in the Fibonacci converter. Gate driving strategies
have been proposed that only require a few auxiliary transistors in order to provide the
required boosted voltages for switching the transistors on and off. This technique reduces the
design complexity and increases the reliability of the HV Fibonacci SC converter.
For the linear voltage gain topology, a high performance complementary-metaloxide-
semiconductor (CMOS) based SC DC-DC converter has been proposed in this work.
The HV SC DC-DC converter has been designed in low voltage (LV) transistors technology
in order to achieve higher voltage gain. Adaptive biasing circuits have been proposed to
eliminate the leakage current, hence avoiding latch-up which normally occurs with low
voltage transistors when they are used in a high voltage design. Thus, the SC DC-DC
converter achieves more than 25% higher boosted voltage compared to converters that use
HV transistors. The proposed design provides a 40% power reduction through the charge
recycling circuit that reduces the effect of non-ideality in integrated HV capacitors.
Moreover, the SC DC-DC converter achieves a 45% smaller area than the conventional
converter through optimising the design parameters. In the second stage, the impedance network designs for transforming the impedance
of RF switches to the maximum achievable impedance tuning region are investigated. The
maximum achievable tuning region is bounded by the fundamental properties of the selected
impedance network topology and by the tunable values of the RF switches that are variable
over a limited range. A novel design technique has been proposed in order to achieve the
maximum impedance tuning region, through identifying the optimum electrical distance
between the RF switches at the impedance network. By varying the electrical distance
between the RF switches, high impedance tuning regions are achieved across multi
frequency standards. This technique reduces the cost and the insertion loss of an impedance
network as the required number of RF switches is reduced. The prototype demonstrates high
impedance coverages at LTE (700MHz), GSM (900MHz) and GPS (1575MHz).
Integration of a tunable impedance network with an antenna for frequency-agility at
the RF front-end has also been discussed in this work. The integrated system enlarges the
bandwidth of a patch antenna by four times the original bandwidth and also improves the
antenna return loss. The prototype achieves frequency-agility from 700MHz to 3GHz. This
work demonstrates that a single transceiver with multi frequency standards can be realised
by using a tunable impedance network.
In the final stage, improvement to an adaptive algorithm for determining the
impedance states at the RF switches has been proposed. The work has resulted in one more
novel design techniques which reduce the search time in the algorithm, thus minimising the
risk of data loss during the impedance tuning process. The approach reduces the search time
by more than an order of magnitude by exploiting the relationships among the mass spring’s
coefficient values derived from the impedance network parameters, thereby significantly
reducing the convergence time of the algorithm. The algorithm with the proposed technique
converges in less than half of the computational time compared to the conventional
approach, hence significantly improving the search time of the algorithm.
The design strategies proposed in this work contribute towards the realisation of
tunable and adaptable RF based mobile telecommunication systems
Recommended from our members
CMOS Signal Synthesizers for Emerging RF-to-Optical Applications
The need for clean and powerful signal generation is ubiquitous, with applications spanning the spectrum from RF to mm-Wave, to into and beyond the terahertz-gap. RF applications including mobile telephony and microprocessors have effectively harnessed mixed-signal integration in CMOS to realize robust on-chip signal sources calibrated against adverse ambient conditions. Combined with low cost and high yield, the CMOS component of hand-held devices costs a few cents per part per million parts. This low cost, and integrated digital processing, make CMOS an attractive option for applications like high-resolution imaging and ranging, and the emerging 5-G communication space. RADAR techniques when expanded to optical frequencies can enable micrometers of resolution for 3D imaging. These applications, however, impose upto 100x more exacting specifications on power and spectral purity at much higher frequencies than conventional RF synthesizers.
This generation of applications will present unconventional challenges for transistor technologies - whether it is to squeeze performance in the conventionally used spectrum, already wrung dry, or signal generation and system design in the relatively emptier mm-Wave to sub-mmWave spectrum, much of the latter falling in the ``Terahertz Gap". Indeed, transistor scaling and innovative device physics leading to new transistor topologies have yielded higher cut-off frequencies in CMOS, though still lagging well behind SiGe and III-V semiconductors. To avoid multimodule solutions with functionality partitioned across different technologies, CMOS must be pushed out of its comfort zone, and technology scaling has to have accompanying breakthroughs in design approaches not only at the system but also at the block level. In this thesis, while not targeting a specific application, we seek to formulate the obstacles in synthesizing high frequency, high power and low noise signals in CMOS and construct a coherent design methodology to address them. Based on this, three novel prototypes to overcome the limiting factors in each case are presented.
The first half of this thesis deals with high frequency signal synthesis and power generation in CMOS. Outside the range of frequencies where the transistor has gain, frequency generation necessitates harmonic extraction either as harmonic oscillators or as frequency multipliers. We augment the traditional maximum oscillation frequency metric (fmax), which only accounts for transistor losses, with passive component loss to derive an effective fmax metric. We then present a methodology for building oscillators at this fmax, the Maximum Gain Ring Oscillator. Next, we explore generating large signals beyond fmax through harmonic extraction in multipliers. Applying concepts of waveform shaping, we demonstrate a Power Mixer that engineers transistor nonlinearity by manipulating the amplitudes and relative phase shifts of different device nodes to maximize performance at a specific harmonic beyond device cut-off.
The second half proposes a new architecture for an ultra-low noise phase-locked loop (PLL), the Reference-Sampling PLL. In conventional PLLs, a noisy buffer converts the slow, low-noise sine-wave reference signal to a jittery square-wave clock against which the phase of a noisy voltage-controlled oscillator (VCO) is corrected. We eliminate this reference buffer, and measure phase error by sampling the reference sine-wave with the 50x faster VCO waveform already available on chip, and selecting the relevant sample with voltage proportional to phase error. By avoiding the N-squared multiplication of the high-power reference buffer noise, and directly using voltage-mode phase error to control the VCO, we eliminate several noisy components in the controlling loop for ultra-low integrated jitter for a given power consumption. Further, isolation of the VCO tank from any varying load, unlike other contemporary divider-less PLL architectures, results in an architecture with record performance in the low-noise and low-spur space.
We conclude with work that brings together concepts developed for clean, high-power signal generation towards a hybrid CMOS-Optical approach to Frequency-Modulated Continuous-Wave (FMCW) Light-Detection-And-Ranging (LIDAR). Cost-effective tunable lasers are temperature-sensitive and have nonlinear tuning profiles, rendering precise frequency modulations or 'chirps' untenable. Locking them to an electronic reference through an electro-optic PLL, and electronically calibrating the control signal for nonlinearity and ambient sensitivity, can make such chirps possible. Approaches that build on the body of advances in electrical PLLs to control the performance, and ease the specification on the design of optical systems are proposed. Eventually, we seek to leverage the twin advantages of silicon-intensive integration and low-cost high-yield towards developing a single-chip solution that uses on-chip signal processing and phased arrays to generate precise and robust chirps for an electronically-steerable fine LIDAR beam
Recommended from our members
High Performance Local Oscillator Design for Next Generation Wireless Communication
Local Oscillator (LO) is an essential building block in modern wireless radios. In modern wireless radios, LO often serves as a reference of the carrier signal to modulate or demod- ulate the outgoing or incoming data. The LO signal should be a clean and stable source, such that the frequency or timing information of the carrier reference can be well-defined. However, as radio architecture evolves, the importance of LO path design has become much more important than before. Of late, many radio architecture innovations have exploited sophisticated LO generation schemes to meet the ever-increasing demands of wireless radio performances.
The focus of this thesis is to address challenges in the LO path design for next-generation high performance wireless radios. These challenges include (1) Congested spectrum at low radio frequency (RF) below 5GHz (2) Continuing miniaturization of integrated wireless radio, and (3) Fiber-fast (>10Gb/s) mm-wave wireless communication.
The thesis begins with a brief introduction of the aforementioned challenges followed by a discussion of the opportunities projected to overcome these challenges.
To address the challenge of congested spectrum at frequency below 5GHz, novel ra- dio architectures such as cognitive radio, software-defined radio, and full-duplex radio have drawn significant research interest. Cognitive radio is a radio architecture that opportunisti- cally utilize the unused spectrum in an environment to maximize spectrum usage efficiency. Energy-efficient spectrum sensing is the key to implementing cognitive radio. To enable energy-efficient spectrum sensing, a fast-hopping frequency synthesizer is an essential build- ing block to swiftly sweep the carrier frequency of the radio across the available spectrum. Chapter 2 of this thesis further highlights the challenges and trade-offs of the current LO gen-
eration scheme for possible use in sweeping LO-based spectrum analysis. It follows by intro- duction of the proposed fast-hopping LO architecture, its implementation and measurement results of the validated prototype. Chapter 3 proposes an embedded phase-shifting LO-path design for wideband RF self-interference cancellation for full-duplex radio. It demonstrates a synergistic design between the LO path and signal to perform self-interference cancellation.
To address the challenge of continuing miniaturization of integrated wireless radio, ring oscillator-based frequency synthesizer is an attractive candidate due to its compactness. Chapter 4 discussed the difficulty associated with implementing a Phase-Locked Loop (PLL) with ultra-small form-factor. It further proposes the concept sub-sampling PLL with time- based loop filter to address these challenges. A 65nm CMOS prototype and its measurement result are presented for validation of the concept.
In shifting from RF to mm-wave frequencies, the performance of wireless communication links is boosted by significant bandwidth and data-rate expansion. However, the demand for data-rate improvement is out-pacing the innovation of radio architectures. A >10Gb/s mm-wave wireless communication at 60GHz is required by emerging applications such as virtual-reality (VR) headsets, inter-rack data transmission at data center, and Ultra-High- Definition (UHD) TV home entertainment systems. Channel-bonding is considered to be a promising technique for achieving >10Gb/s wireless communication at 60GHz. Chapter 5 discusses the fundamental radio implementation challenges associated with channel-bonding for 60GHz wireless communication and the pros and cons of prior arts that attempted to address these challenges. It is followed by a discussion of the proposed 60GHz channel- bonding receiver, which utilizes only a single PLL and enables both contiguous and non- contiguous channel-bonding schemes.
Finally, Chapter 6 presents the conclusion of this thesis
Monolithic Integration of CMOS Charge Pumps for High Voltage Generation beyond 100 V
Monolithic integration of step-up DC-DC converters used to be one of the largest challenges in high
voltage CMOS SoCs. Charge pumps are considered as the most promising solution regarding in-
tegration levels compared to boost converter with bulky inductors. However, conventional charge
pump architectures usually show significant drawbacks and reliability problems, when used as on-
chip high voltage generators. Hence, innovative charge pump architectures are required to realize
the monolithic integration of charge pumps in high voltage applications.
In this dissertation, three 4-phase charge pump architectures with the dynamic body biasing tech-
nique and clock schemes with dead time techniques were proposed to overcome drawbacks such as
body effect and reverse current problem of traditional Pelliconi charge pump. The influences of high
voltage CMOS sandwich capacitors on the voltage gain and power efficiency of charge pumps were
extensively investigated. The most reasonable 4-phase charge pump architecture with a suitable
configuration of high voltage sandwich capacitors regarding the voltage gain and power efficiency
was chosen to implement two high voltage ASICs in an advanced 120 V 0.35 μm high voltage CMOS
technology. The first test chip operates successfully and is able to generate up to 120 V from a
3.7 V low voltage DC supply, which shows the highest output voltage among all the reported fully
integrated CMOS charge pumps. The measurement results confirmed the benefits of the proposed
charge pump architectures and clock schemes. The second chip providing a similar output voltage
has a reduced chip size mainly due to decreased capacitor areas by increased clock frequencies. Fur-
thermore, the second chip with an on-chip clock generator works independently of external clock
signals which shows the feasibility of integrated charge pumps as part of high voltage SoCs. Based on
the successful implementation of those high voltage CMOS ASICs, further discussions on the stability
of the output voltage, levels of integration and limitations in the negative high voltage generation of
high voltage CMOS charge pumps are held with the aid of simulation or measurement results. Feed-
back regulation by adjusting the clock frequency or DC power supply is able to stabilize the voltage
performance effectively while being easily integrated on-chip. Increasing the clock frequency can
significantly reduce the required capacitor values which results in reduced chip sizes. An application
example demonstrates the importance of fully integrated high voltage charge pumps.
Besides, a new design methodology for the on-chip high voltage generation using CMOS technolo-
gies was proposed. It contains a general design flow focusing mainly on the feasibility and reliability
of high voltage CMOS ASICs and design techniques for on-chip high voltage generators.
In this dissertation, it is proven that CMOS charge pumps using suitable architectures regarding
the required chip size and circuit reliability are able to be used as on-chip high voltage generators
for voltages beyond 100 V . Several methods to improve the circuit performance and to extend the
functionalities of high voltage charge pumps are suggested for future works
Design and implementation of miniaturised capsule for autofluorescence detection with possible application to the bowel disease
Early signs of intestinal cancer may be detected through variations in tissue autofluorescence (AF), however current endoscope-based AF systems are unable to inspect the small intestine. This thesis describes the design, fabrication, implantation, testing and packaging of a wireless pill capable of detecting the autofluorescence from cancerous cells, and able to reach parts of the gastrointestinal tract that are inaccessible to endoscopes. The pill exploits the fact that there is a significant difference in the intensity of autofluorescence emitted by normal and cancerous tissues when excited by a blue or ultra violet light source. The intensity differences are detected using very sensitive light detectors. The pill has been developed in two stages. The first stage starts with using an off-chip multi-pixel photon counter (MPPC) device as a light detector. In the second stage, the light detector is integrated into an application specific integrated circuit (ASIC). The pill comprises of an ASIC, optical filters, an information processing unit and a radio transmission unit, to transmit acquired data to an external base station. Two ASICs have been fabricated, the first stage of this work involved implementing an ASIC that contains two main blocks; the first block is capable of providing a variable DC voltage more than 72 V from a 3 V input to bias the MPPC device. The second main block is a front-end consisting of a high speed transimpedance amplifier (TIA) and voltage amplifiers to capture the very small current pulses produced by the MPPC. The second ASIC contains a high voltage charge pump up to (37.9 V) integrated with a single photon avalanche detector (SPAD). The charge pump is used to bias the SPAD above its breakdown voltage and therefore operate the device in Geiger mode. The SPAD was designed to operate in the visible region where its photon detection efficiency (PDE) peaks at 465 nm, which is near to human tissues autofluorescence peaking region (520±10 nm). The use of the ultra low light detector to detect the autofluorescence permits a lower excitation light intensity and therefore lower overall power consumption. The two ASICs were fabricated using a commercial triple-well high-voltage CMOS process. The complete device operates at 3V and draws an average of 7.1mA, enabling up to 23 hours of continuous operation from two 165mAh SR44 batteries
CMOS indoor light energy harvesting system for wireless sensing applications
Dissertação para obtenção do Grau de Doutor em
Engenharia Electrotécnica e de ComputadoresThis research thesis presents a micro-power light energy harvesting system for indoor
environments. Light energy is collected by amorphous silicon photovoltaic (a-Si:H PV) cells, processed by a switched-capacitor (SC) voltage doubler circuit with maximum power point tracking (MPPT), and finally stored in a large capacitor. The MPPT Fractional Open Circuit Voltage (VOC) technique is implemented by an asynchronous state machine (ASM) that creates and, dynamically, adjusts the clock frequency of the step-up SC circuit, matching the input
impedance of the SC circuit to the maximum power point (MPP) condition of the PV cells. The ASM has a separate local power supply to make it robust against load variations. In order to reduce the area occupied by the SC circuit, while maintaining an acceptable efficiency value, the SC circuit uses MOSFET capacitors with a charge reusing scheme for the bottom plate parasitic capacitors. The circuit occupies an area of 0.31 mm2 in a 130 nm CMOS technology.
The system was designed in order to work under realistic indoor light intensities. Experimental results show that the proposed system, using PV cells with an area of 14 cm2, is capable of starting-up from a 0 V condition, with an irradiance of only 0.32 W/m2. After starting-up, the system requires an irradiance of only 0.18 W/m2 (18 mW/cm2) to remain in operation. The ASM circuit can operate correctly using a local power supply voltage of 453 mV, dissipating only 0.085 mW. These values are, to the best of the authors’ knowledge, the lowest reported in the literature. The maximum efficiency of the SC converter is 70.3% for an input power of 48 mW, which is comparable with reported values from circuits operating at similar power levels.Portuguese Foundation for Science and
Technology (FCT/MCTES), under project PEst-OE/EEI/UI0066/2011, and to the CTS
multiannual funding, through the PIDDAC Program funds. I am also very grateful for the grant SFRH/PROTEC/67683/2010, financially supported by the IPL – Instituto Politécnico de Lisboa
- …