61 research outputs found
Oscillation-based DFT for Second-order Bandpass OTA-C Filters
This document is the Accepted Manuscript version. Under embargo until 6 September 2018. The final publication is available at Springer via https://doi.org/10.1007/s00034-017-0648-9.This paper describes a design for testability technique for second-order bandpass operational transconductance amplifier and capacitor filters using an oscillation-based test topology. The oscillation-based test structure is a vectorless output test strategy easily extendable to built-in self-test. The proposed methodology converts filter under test into a quadrature oscillator using very simple techniques and measures the output frequency. Using feedback loops with nonlinear block, the filter-to-oscillator conversion techniques easily convert the bandpass OTA-C filter into an oscillator. With a minimum number of extra components, the proposed scheme requires a negligible area overhead. The validity of the proposed method has been verified using comparison between faulty and fault-free simulation results of Tow-Thomas and KHN OTA-C filters. Simulation results in 0.25ÎĽm CMOS technology show that the proposed oscillation-based test strategy for OTA-C filters is suitable for catastrophic and parametric faults testing and also effective in detecting single and multiple faults with high fault coverage.Peer reviewedFinal Accepted Versio
A built-in self-test technique for high speed analog-to-digital converters
Fundação para a Ciência e a Tecnologia (FCT) - PhD grant (SFRH/BD/62568/2009
Design-for-delay-testability techniques for high-speed digital circuits
The importance of delay faults is enhanced by the ever increasing clock rates and decreasing geometry sizes of nowadays' circuits. This thesis focuses on the development of Design-for-Delay-Testability (DfDT) techniques for high-speed circuits and embedded cores. The rising costs of IC testing and in particular the costs of Automatic Test Equipment are major concerns for the semiconductor industry. To reverse the trend of rising testing costs, DfDT is\ud
getting more and more important
Design techniques for safe, reliable, and trustworthy analog circuits
Rapid developments in communication, automation, and smart technologies continue to
drive the trend of increasingly large-scale integration of electronics. The number of ICs
embedded in various systems continues to rise to realize more sophisticated functions and
capabilities, and as a result we rely more and more on the smooth, safe, and secure operation of
ICs. Quality assurance of ICs is of paramount importance in critical missions because faults can
incur heavy consequences. To ensure reliability, IC designs undergo a thorough verification
process prior to fabrication and comprehensive testing and measurements before distribution.
These steps provide confidence in parts shortly after their deployment into operation. Many
critical ICs also embed functions to detect abnormal or faulty behavior in the field and add
another layer of safety to the operation. The methodology for creating these built-in self-tests
(BISTs) for digital circuits is fairly mature, yet analog and mixed signal (AMS) circuits still
present a significant challenge for verification and testing.
The development of in-field tests for AMS circuits is relatively new. Part of the
difficulty is the many constraints that define satisfactory function. Complicated signal
generators and observers are usually required to stimulate the circuit and measure its response in
order to accurately determine if it meets specifications. These are available in a production test
environment in the form of external equipment, but the amount of hardware, power, and other
resources required for these tests make it impractical for in-field operation. To address this
issue, some simple, low-resource test circuits have been developed to test some fundamental
AMS blocks. The test results allow one to infer faulty behavior of circuit rather than explicitly
confirming specifications are not met, which makes the design of test inputs and observers
significantly easier. These test circuits use simple analog-digital interfaces which aid the
integration of the designs into existing digital test architectures. The AMS test circuits were
implemented on a PCB to demonstrate their feasibility.
For ICs targeting high reliability, the parts are designed such that the probability of a fault
occurring is extremely low, at least for a time. BISTs for in-field testing are intended to detect
faults originating from a single source because of a defect or some other unpredictable event.
But every IC will reach a time when devices start to fail independently of each other because of
normal wear from use. The physical mechanisms causing transistor degradation, called transistor
aging, have a predictable trend for a given history of use. On-chip monitors that track device
aging over the life of a part can provide warnings before widespread failure occurs and allow
confident operation of IC right up to its effective end of life (EOL). A bias and temperature
instability (BTI) monitor was designed to estimate the evolving probability of BTI degradation in
a device or devices during its operation.
In addition to the chance of random failures in critical ICs, designers and customers must
also concern themselves with intentionally induced failures. The important role these parts play
in their respective systems makes them potential targets of attack by third parties whose goal is
contrary to the parts’ primary missions. One potential class of threats is the hardware Trojan
horse, a hidden and malicious function physically embedded in the design. These are high-
risk/high-reward attacks because insertion of the Trojan is generally considered difficult but
successful activation is potentially devastating. Much research and resources have been
dedicated to developing threat models, identifying potential means of insertion and operation,
and detection of Trojans during production tests. However, these efforts are almost entirely
focused on the security of digital circuits while threats to AMS circuits have been ignored. One
of the main reasons for this is the inherent sensitivity of AMS circuits, which leads to the
assumption that any tampering would be obvious. This assumption falls short when a well-
known problem in AMS circuit design is considered: multi-stable operation. A definitive
taxonomy of this sub-class of hardware Trojans was constructed to complement existing
definitions and efforts on Trojan classification. An example of an AMS circuit with such a
Trojan is provided to validate the threat this class of Trojans poses
Constraint-driven RF test stimulus generation and built-in test
With the explosive growth in wireless applications, the last decade witnessed an ever-increasing test challenge for radio frequency (RF) circuits. While the design community has pushed the envelope far into the future, by expanding CMOS process to be used with high-frequency wireless devices, test methodology has not advanced at the same pace. Consequently, testing such devices has become a major bottleneck in high-volume production, further driven by the growing need for tighter quality control.
RF devices undergo testing during the prototype phase and during high-volume manufacturing (HVM). The benchtop test equipment used throughout prototyping is very precise yet specialized for a subset of functionalities. HVM calls for a different kind of test paradigm that emphasizes throughput and sufficiency, during which the projected performance parameters are measured one by one for each device by automated test equipment (ATE) and compared against defined limits called specifications. The set of tests required for each product differs greatly in terms of the equipment required and the time taken to test individual devices. Together with signal integrity, precision, and repeatability concerns, the initial cost of RF ATE is prohibitively high. As more functionality and protocols are integrated into a single RF device, the required number of specifications to be tested also increases, adding to the overall cost of testing, both in terms of the initial and recurring operating costs.
In addition to the cost problem, RF testing proposes another challenge when these components are integrated into package-level system solutions. In systems-on-packages (SOP), the test problems resulting from signal integrity, input/output bandwidth (IO), and limited controllability and observability have initiated a paradigm shift in high-speed analog testing, favoring alternative approaches such as built-in tests (BIT) where the test functionality is brought into the package. This scheme can make use of a low-cost external tester connected through a low-bandwidth link in order to perform demanding response evaluations, as well as make use of the analog-to-digital converters and the digital signal processors available in the package to facilitate testing. Although research on analog built-in test has demonstrated hardware solutions for single specifications, the paradigm shift calls for a rather general approach in which a single methodology can be applied across different devices, and multiple specifications can be verified through a single test hardware unit, minimizing the area overhead.
Specification-based alternate test methodology provides a suitable and flexible platform for handling the challenges addressed above. In this thesis, a framework that integrates ATE and system constraints into test stimulus generation and test response extraction is presented for the efficient production testing of high-performance RF devices using specification-based alternate tests. The main components of the presented framework are as follows:
Constraint-driven RF alternate test stimulus generation: An automated test stimulus generation algorithm for RF devices that are evaluated by a specification-based alternate test solution is developed. The high-level models of the test signal path define constraints in the search space of the optimized test stimulus. These models are generated in enough detail such that they inherently define limitations of the low-cost ATE and the I/O restrictions of the device under test (DUT), yet they are simple enough that the non-linear optimization problem can be solved empirically in a reasonable amount of time.
Feature extractors for BIT: A methodology for the built-in testing of RF devices integrated into SOPs is developed using additional hardware components. These hardware components correlate the high-bandwidth test response to low bandwidth signatures while extracting the test-critical features of the DUT. Supervised learning is used to map these extracted features, which otherwise are too complicated to decipher by plain mathematical analysis, into the specifications under test.
Defect-based alternate testing of RF circuits: A methodology for the efficient testing of RF devices with low-cost defect-based alternate tests is developed. The signature of the DUT is probabilistically compared with a class of defect-free device signatures to explore possible corners under acceptable levels of process parameter variations. Such a defect filter applies discrimination rules generated by a supervised classifier and eliminates the need for a library of possible catastrophic defects.Ph.D.Committee Chair: Chatterjee, Abhijit; Committee Member: Durgin, Greg; Committee Member: Keezer, David; Committee Member: Milor, Linda; Committee Member: Sitaraman, Sures
Conception pour la testabilité des systèmes biomédicaux implantables
Architecture générale des systèmes implantables -- Principes de stimulation électrique -- Champs d'application des systèmes implantables -- Les particularités des circuits implantables -- Tendance future -- Conception pour la testabilité de la partie numérique des circuits implantables -- "Desigh and realization of an accurate built-in current sensor for Iddq testing and power dissipation measurement -- Conception pour la testabilité de la partie analogique des circuits implantables -- BIST for digital-to-analog and Analogo-to-digital converters -- Efficient and accurate testing of analog-to-digital converters using oscillation test method -- Design for testability of Embedded integrated operational amplifiers -- Vérification des interfaces bioélectroniques des systèmes implantables -- Monitorin the electrode and lead failures in implanted microstimulators and sensors -- Capteurs de température intégrés pour la vérification de l'état thermique des puces dédiées -- Built-in temperature sensors for on-line thermal monitoring of microelectronic structures -- Un protocole de communication fiable pour la programmation et la télémétrie des système implantables -- A reliable communication protoco for externally controlled biomedical implanted devices
Analog System-on-a-Chip with Application to Biosensors
This dissertation facilitates the design and fabrication of analog systems-on-a-chip (SoCs). In this work an analog SoC is developed with application to organic fluid analysis. The device contains a built-in self-test method for performing on-chip analysis of analog macros. The analog system-on-a-chip developed in this dissertation can be used to evaluate the properties of fluids for medical diagnoses. The research herein described covers the development of: analog SoC models, an improved set of chemical sensor arrays, a self-contained system-on-a-chip for the determination of fluid properties, and a method of performing on-chip testing of analog SoC sub-blocks
Concepts for Short Range Millimeter-wave Miniaturized Radar Systems with Built-in Self-Test
This work explores short-range millimeter wave radar systems, with emphasis on miniaturization and overall system cost reduction. The designing and implementation processes, starting from the system level design considerations and characterization of the individual components to final implementation of the proposed architecture are described briefly. Several D-band radar systems are developed and their functionality and performances are demonstrated
- …