120 research outputs found
Recommended from our members
Wide-bandwidth, high-resolution delta-sigma analog-to-digital converters
There is a significant need in recent mobile communication and wireless broadband
systems for high-performance analog-to-digital converters (ADCs) that have wide
bandwidth (BW>5-MHz) and high data rate (>100-Mbps). A delta-sigma ADC is
recognized as a power-efficient ADC architecture when high resolution (>12-b) is
required. This is due to several advantages of the delta-sigma ADC including relaxed
anti-aliasing filter requirements, high signal-to-noise and distortion ratio (SNDR) and
most importantly, reduced sensitivity to analog imperfections. In this thesis, several
structures and design techniques are developed for the implementation of continuoustime
(CT) and discrete-time (DT) delta-sigma ADCs. These techniques save the total
power consumption, reduce the design complexity, and decrease the chip die area of
delta-sigma modulators.
First a 4th-order single stage CT delta-sigma ADC with a novel single-amplifier-biquad
(SAB) based loop filter is presented. By utilizing the SAB networks in the loop filter of
an Nth-order CT delta-sigma modulator, it requires only half the number of active
amplifiers and feed-forward branches used in the conventional modulator architecture,
thus decreasing the power consumption and area by reducing the number of amplifiers.
The proposed scheme also enables the modulator to use a switch-capacitor (SC) adder
due to the reduced number of feedforward branches to its summing block. As a sequence,
it consumes less power compared to a conventional CT adder. With a 130-nm CMOS
technology, the fabricated prototype IC achieves a dynamic range of 80 dB with 10 MHz
signal bandwidth and analog power dissipation lower than 12 mW. Presented as the
second scheme to save power consumption and chip die area in ΔΣ modulators is a new
stage-sharing technique in a discrete-time 2-2 MASH ΔΣ ADC. The proposed technique
shares all the active blocks of the modulator second stage with its first stage during the
two non-overlapping clock phases. Measurement results show that the modulator
designed in a 0.13-um CMOS technology achieves 76 dB SNDR over a 10 MHz
conversion bandwidth dissipating less than 9 mW analog power
Design of sigma-delta modulators for analog-to-digital conversion intensively using passive circuits
This thesis presents the analysis, design implementation and experimental evaluation of passiveactive discrete-time and continuous-time Sigma-Delta (ΣΔ) modulators (ΣΔMs) analog-todigital converters (ADCs).
Two prototype circuits were manufactured. The first one, a discrete-time 2nd-order ΣΔM, was designed in a 130 nm CMOS technology. This prototype confirmed the validity of the ultra incomplete settling (UIS) concept used for implementing the passive integrators. This circuit, clocked at 100 MHz and consuming 298 μW, achieves DR/SNR/SNDR of 78.2/73.9/72.8 dB, respectively, for a signal bandwidth of 300 kHz. This results in a Walden FoMW of 139.3 fJ/conv.-step and Schreier FoMS of 168 dB.
The final prototype circuit is a highly area and power efficient ΣΔM using a combination of a cascaded topology, a continuous-time RC loop filter and switched-capacitor feedback paths. The modulator requires only two low gain stages that are based on differential pairs. A systematic design methodology based on genetic algorithm, was used, which allowed decreasing the circuit’s sensitivity to the circuit components’ variations. This continuous-time, 2-1 MASH ΣΔM has been designed in a 65 nm CMOS technology and it occupies an area of just 0.027 mm2. Measurement results show that this modulator achieves a peak SNR/SNDR of 76/72.2 dB and DR of 77dB for an input signal bandwidth of 10 MHz, while dissipating 1.57 mW from a 1 V power supply voltage. The ΣΔM achieves a Walden FoMW of 23.6 fJ/level and a Schreier FoMS of 175 dB. The innovations proposed in this circuit result, both, in the reduction of the power consumption and of the chip size. To the best of the author’s knowledge the circuit achieves the lowest Walden FOMW for ΣΔMs operating at signal bandwidth from 5 MHz to 50 MHz reported to date
Digital Signal Processing Techniques Applied to Radio over Fiber Systems
The dissertation aims to analyze different Radio over Fiber systems for the front-haul applications. Particularly, analog radio over fiber (A-RoF) are simplest and suffer from nonlinearities, therefore, mitigating such nonlinearities through digital predistortion are studied. In particular for the long haul A-RoF links, direct digital predistortion technique (DPDT) is proposed which can be applied to reduce the impairments of A-RoF systems due to the combined effects of frequency chirp of the laser source and chromatic dispersion of the optical channel. Then, indirect learning architecture (ILA) based structures namely memory polynomial (MP), generalized memory polynomial (GMP) and decomposed vector rotation (DVR) models are employed to perform adaptive digital predistortion with low complexities. Distributed feedback (DFB) laser and vertical capacity surface emitting lasers (VCSELs) in combination with single mode/multi-mode fibers have been linearized with different quadrature amplitude modulation (QAM) formats for single and multichannel cases. Finally, a feedback adaptive DPD compensation is proposed. Then, there is still a possibility to exploit the other realizations of RoF namely digital radio over fiber (D-RoF) system where signal is digitized and transmits the digitized bit streams via digital optical communication links. The proposed solution is robust and immune to nonlinearities up-to 70 km of link length. Lastly, in light of disadvantages coming from A-RoF and D-RoF, it is still possible to take only the advantages from both methods and implement a more recent form knows as Sigma Delta Radio over Fiber (S-DRoF) system. Second Order Sigma Delta Modulator and Multi-stAge-noise-SHaping (MASH) based Sigma Delta Modulator are proposed. The workbench has been evaluated for 20 MHz LTE signal with 256 QAM modulation. Finally, The 6x2 GSa/s sigma delta modulators are realized on FPGA to show a real time demonstration of S-DRoF system. The demonstration shows that S-DRoF is a competitive competitor for 5G sub-6GHz band applications
Recommended from our members
Architectural Solutions for Analog Imperfections in ΔΣ Analog-to-Digital Based Systems
For today’s ubiquitous portable devices, innovative integrated circuits with high performance
yet very low power are necessary. As these devices are used to communicate and sense real world signals in the environment, analog-to-digital converters (ADC) and systems are the key interface circuits needed to digitize the sensed information and they represent one of the most challenging aspects in the overall design. Fundamentally, this is due to the inherent imperfections in integrated circuit process technology because they cause degradations in the ADC performance. In this thesis, noise-shaping techniques are used to mitigate analog inaccuracies such as non-linearity and mismatch. These approaches are applied to ΔΣ analog-to-digital based systems.
Two systems are presented in this work. The first is an architectural technique to highlight the benefits of low power, highly digital VCO-based analog-to-digital converters. It overcomes the limited SFDR due to VCO non-linearity. In this approach, a multi-loop delta-sigma (ΔΣ) ADC architecture is introduced that has a multi-rated VCO-based ADC in its second stage. A custom IC prototype of this architecture fabricated in a 130nm 1P8M CMOS process achieves 77.3dB signal-to-noise-ratio (SNR) over a 4MHz signal bandwidth with a power consumption of 13.8mW.
The second system includes a new dynamic element matching (DEM) algorithm in the reference generating circuit of a ΔΣ modulator. The most basic DEM algorithm known as data weighted averaging (DWA) increases in-band noise due to intermodulation between the DEM tone and quantization error. In the proposed technique, by completing an integer multiple of the DEM cycles within one ΣΔ cycle, the DEM tone is moved to an integer multiple of the ΣΔ sample rate. As a result, with no additional circuitry or power consumption, the new DEM technique prevents any increase in the in-band noise. To prove its effectiveness, the DEM algorithm is embedded in a temperature-to-digital Converter (TDC) which requires a high precision reference. This TDC consists of a BJT-based temperature sensor followed by a 2nd-order feed-forward ΔΣ ADC as a readout circuit. It is fabricated in an 180nm 1P5M CMOS process consuming 5µA current from 1.4V supply voltage achieving resolution of 25mK/Conversion
Sigma-Delta modulation based distributed detection in wireless sensor networks
We present a new scheme of distributed detection in sensor networks using Sigma-Delta modulation. In the existing works local sensor nodes either quantize the observation or directly scale the analog observation and then transmit the processed information independently over wireless channels to a fusion center. In this thesis we exploit the advantages of integrating modulation as a local processor into sensor design and propose a novel mixing topology of parallel and serial configurations for distributed detection system, enabling each sensor to transmit binary information to the fusion center, while preserving the analog information through collaborative processing. We develop suboptimal fusion algorithms for the proposed system and provide both theoretical analysis and various simulation results to demonstrate the superiority of our proposed scheme in both AWGN and fading channels in terms of the resulting detection error probability by comparison with the existing approaches
Recommended from our members
Low-power ADC designs in scaled CMOS process
This thesis presents advanced design techniques for successive approximation register (SAR) analog-to-digital converters (ADCs), continuous-time ∆Σ ADCs, and single-slope (SS) ADCs in nano-scale CMOS technologies. (1) In high-speed SAR ADCs, metastability of the comparator limits the performance, which even results in the sparkle code errors. Proposed background calibration utilizing the comparator decision time detector removes the metastability-induced sparkle code errors by controlling the metastability detection window. At the same time, 1-bit resolution increase is gained from the proposed technique, which results in the fewer comparison cycles. Along with the relaxed requirement on the comparator, this cycle reduction helps to achieve the good power efficiency in high-speed SAR design. A prototype ADC in 40nm CMOS achieves 35.3dB SNDR and consumes 0.81mW while sampling at 700MS/s. (2) In the proposed continuous-time ∆Σ ADCs, conventional power-hungry opamp is replaced by voltage controlled oscillators (VCOs) that perform the data conversion in the phase domain instead of the voltage domain. In contrary to the opamp which is difficult to achieve good performance in the advanced CMOS process, VCOs have many advantages in the phase domain. To solve the nonlinear gain of VCOs, dual VCO-based integrator is used to suppress the dominant second-order distortion. To address the distortion from the DAC, a novel DAC calibration technique that both digitally senses and removes DAC mismatch errors is proposed. It has low hardware complexity by taking advantage of the intrinsic clocked level averaging (CLA) capability of dual-VCO-based integrator. It ensures high linearity regardless of the VCO center frequency. By lowering the VCO center frequency, power consumption is reduced. A prototype ADC designed in 130nm occupies an area of only 0.04mm² . It achieves 71dB SNDR over 1.7MHz bandwidth (BW) while sampling at 250MS/s and consuming only 0.9mW from a 1.2V power supply. The corresponding figure-of-merit (FOM) is 98 fJ/conversion-step. (3) A SS ADC has advantages of high linearity and a simple architecture. Thus, it is well suited for the column-parallel architecture for the CMOS image sensors. However, conversion speed is severely limited in high-bit resolution since more than 2 [superscript N] cycles are required for a N-bit resolution. To tackle this limitation, a two-step approach becomes popular. In this thesis, a two-step SAR/SS architecture is presented. In addition to reducing the conversion time, analog correlated double sampling (CDS) can cancel kT/C noise, which enables capacitor area reduction. A prototype ADC in 180nm CMOS occupies only 9.3µm x 830µm. It achieves 60.5dB SNR after CDS while sampling at 256kHz and consuming 91µWElectrical and Computer Engineerin
The design of a 250MHz CMOS bandpass sigma-delta A/D modulator with continuous-time circuitry
Master'sMASTER OF ENGINEERIN
- …