77 research outputs found
A Survey of Non-conventional Techniques for Low-voltage Low-power Analog Circuit Design
Designing integrated circuits able to work under low-voltage (LV) low-power (LP) condition is currently undergoing a very considerable boom. Reducing voltage supply and power consumption of integrated circuits is crucial factor since in general it ensures the device reliability, prevents overheating of the circuits and in particular prolongs the operation period for battery powered devices. Recently, non-conventional techniques i.e. bulk-driven (BD), floating-gate (FG) and quasi-floating-gate (QFG) techniques have been proposed as powerful ways to reduce the design complexity and push the voltage supply towards threshold voltage of the MOS transistors (MOST). Therefore, this paper presents the operation principle, the advantages and disadvantages of each of these techniques, enabling circuit designers to choose the proper design technique based on application requirements. As an example of application three operational transconductance amplifiers (OTA) base on these non-conventional techniques are presented, the voltage supply is only ±0.4 V and the power consumption is 23.5 ”W. PSpice simulation results using the 0.18 ”m CMOS technology from TSMC are included to verify the design functionality and correspondence with theory
Novel approaches in current-feedback operational amplifier design
The aim of this research programme was to design and develop a novel bipolar
junction transistor Current Feedback Operational Amplifier (CFOA) with a good
Common-Mode Rejection Ratio (CMRR), suitable for radio frequency (RF)
applications. This research focused on investigation of the established CFOA with
the emphases of improving CMRR, bandwidth, Voltage-Offset and Slew-rate
performance. The majority of the results of this work have been reported by the
author in references [11 to [6].
Initially a thorough analysis of the conventional CFOA was undertaken to provide an
in depth understanding of the amplifier's operation, and this work revealed that the
main shortcomings of the CFOA are in the design of the input stage. This initial
study focussed on establishing reasons for the poor DC offset-voltage performance
and CMRR and confirmed that these designs have inherently poor performance in
these two elements. The analysis was carried out using both theoretical modelling
and computer simulation.
Using this analysis of the conventional CFOA as a benchmark, various novel circuit
techniques were investigated. Several new input circuits for the CFOA were
proposed with respect to improving the three previously mentioned key
characteristics, viz., CMRR, offset voltage, and slew-rate. The first technique
explored is based on floating the entire input stage of the CFOA which yielded
significant improvements in CMRR, Offset-Voltage and bandwidth, and the results of
this workwere published in [11, [2], and P). Based on these initial findings a second
major development was undertaken. This time a bootstrapping technique was
employed to key sections of the input stage, leading to new, simplified input circuit
topology. This development leads to low DC offset voltage, wide bandwidth and high
CNIRR, as well as improved gain accuracy, and was published by the author in [4,5].
A logical approach to the different input stage architectures examined by the author
resulted in identification of a hierarchy of 6 different input CFOA circuit designs and
a comparative study was undertaken showing their relative performance in respect of
CMRR, Offset-Voltage and Slew-rate. This work was presented by the author, [6]
Class-G Headphone Amplifier Architectures
To maximize the battery life of portable audio devices like iPods, MP3 players
and mobile phones, there is a need for audio power amplifiers with low quiescent
power, high efficiency along with uncompromising quality (Distortion performance/
THD) and low cost. Despite their high efficiency, Class-D amplifiers are undesirable
as headphone drivers in mobile devices, owing to their high EMI radiation,
additional costs due to filtering required at the output and also their poor linearity
at small signal levels. Almost all of todays headphone drivers are Class-AB linear
amplifiers, with poor efficiencies.
Here we propose a Class-G linear amplifier, which uses rail switching to improve
efficiency. It can be viewed as a Class-AB amplifier operating from the lower supply
and a Class-C amplifier from the higher supply. Though the classical definition of
efficiency using full-scale sine wave does not show much improvement for Class-G
(85.9 percent) over Class-AB (78 percent), we demonstrate that the Class-G audio amplifiers can
have significant improvement of efficiencies (battery life) in the practical sense. By
considering the amplitude distribution of audio signals a new realistic definition of
efficiency has been proposed. This definition helps in demonstrating the advantage
of using Class-G over Class-AB and also helps in optimizing the choice of supply
voltages which is critical to maximizing the efficiency of Class-G amplifiers.
Two new circuit topologies have been proposed and thoroughly investigated.
The first circuit is more like a developmental stage and is designed/fabricated in
AMI 0.5um. The second proposed Class-G amplifier with modified Class-AB bias,
implemented in IBM 90nm, achieves -82.5dB THD N by seamless supply switching
and uses the least reported quiescent power (350 mu W) and area (0.08mm^2)
Exploiting the bulk-driven approach in CMOS analogue amplifier design
This thesis presents a collection of new novel techniques using the bulk-driven approach, which can lead to performance enhancement in the field of CMOS analogue amplifier design under the very low-supply voltage constraints. In this thesis, three application areas of the bulk-driven approach are focused â at the input-stage of differential pairs, at the source followers, and at the cascode devices.
For the input stage of differential pairs, this thesis proposes two new novel circuit design techniques. One of them utilises the concept of the replica-biased scheme in order to solve the non-linearity and latch-up issues, which are the potential problems that come along with the bulk-driven approach. The other proposed circuit design technique utilises the flipped voltage scheme and the Quasi-Floating Gate technique in order to achieve low-power high-speed performances, and furthermore the reversed-biased diode concept to overcome the issue of degraded input impedance characteristics that come along with the bulk-driven approach. Applying the bulk-driven approach in source followers is a new type of circuit blocks in CMOS analogue field, in which to the authorâs best knowledge has not been proposed at any literatures in the past. This thesis presents the bulk-driven version of the flipped voltage followers and super source followers, which can lead to eliminating the DC level shift. Furthermore, a technique for programming the DC level shift less than the threshold voltage of a MOSFET, which cannot be achieved by conventional types of source followers, is presented.
The effectiveness of the cascode device using the bulk-driven approach is validated by implementing it in a complete schematics design of a fully differential bulk-driven operational transcoductance amplifier (OTA). This proposal leads to solving the lowtranconductance problem of a bulk-driven differential pair, and in effect the open loop gain of
the OTA exceeds 60dB using a 0.35ÎŒm CMOS technology.
The final part of this thesis provides the study result of the input capacitance of a bulk-driven buffer. To verify the use of the BSIM3 MOSFET model in the simulation for predicting the input capacitance, the measurement data of the fabricated device are compared with the postlayout simulation results
Design and Implementation of a LowâPower Wireless Respiration Monitoring Sensor
Wireless devices for monitoring of respiration activities can play a major role in advancing modern home-based health care applications. Existing methods for respiration monitoring require special algorithms and high precision filters to eliminate noise and other motion artifacts. These necessitate additional power consuming circuitry for further signal conditioning. This dissertation is particularly focused on a novel approach of respiration monitoring based on a PVDF-based pyroelectric transducer. Low-power, low-noise, and fully integrated charge amplifiers are designed to serve as the front-end amplifier of the sensor to efficiently convert the charge generated by the transducer into a proportional voltage signal. To transmit the respiration data wirelessly, a lowpower transmitter design is crucial. This energy constraint motivates the exploration of the design of a duty-cycled transmitter, where the radio is designed to be turned off most of the time and turned on only for a short duration of time. Due to its inherent duty-cycled nature, impulse radio ultra-wideband (IR-UWB) transmitter is an ideal candidate for the implementation of a duty-cycled radio. To achieve better energy efficiency and longer battery lifetime a low-power low-complexity OOK (on-off keying) based impulse radio ultra-wideband (IR-UWB) transmitter is designed and implemented using standard CMOS process. Initial simulation and test results exhibit a promising advancement towards the development of an energy-efficient wireless sensor for monitoring of respiration activities
Design consideration in low dropout voltage regulator for batteryless power management unit
Harvesting energy from ambient Radio Frequency (RF) source is a great deal toward batteryless Internet of Thing (IoT) System on Chip (SoC) application as green technology has become a future interest. However, the harvested energy is unregulated thus it is highly susceptible to noise and cannot be used efficiently. Therefore, a dedicated low noise and high Power Supply Ripple Rejection (PSRR) of Low Dropout (LDO) voltage regulator are needed in the later stages of system development to supply the desired load voltage. Detailed analysis of the noise and PSRR of an LDO is not sufficient. This work presents a design of LDO to generate a regulated output voltage of 1.8V from 3.3V input supply targeted for 120mA load application. The performance of LDO is evaluated and analyzed. The PSRR and noise in LDO have been investigated by applying a low-pass filter. The proposed design achieves the design specification through the simulation results by obtaining 90.85dB of open-loop gain, 76.39Âș of phase margin and 63.46dB of PSRR respectively. The post-layout simulation shows degradation of gain and maximum load current due to parasitic issue. The measurement of maximum load regulation is dropped to 96mA compared 140mA from post-layout. The proposed LDO is designed using 180nm Silterra CMOS process technology
Low Power Adaptive Circuits: An Adaptive Log Domain Filter and A Low Power Temperature Insensitive Oscillator Applied in Smart Dust Radio
This dissertation focuses on exploring two low power adaptive circuits. One is an adaptive filter at audio frequency for system identification. The other is a temperature insensitive oscillator for low power radio frequency communication.
The adaptive filter is presented with integrated learning rules for model reference estimation. The system is a first order low pass filter with two parameters: gain and cut-off frequency. It is implemented using multiple input floating gate transistors to realize online learning of system parameters. Adaptive dynamical system theory is used to derive robust control laws in a system identification task. Simulation results show that convergence is slower using simplified control laws but still occurs within milliseconds. Experimental results confirm that the estimated gain and cut-off frequency track the corresponding parameters of the reference filter. During operation, deterministic errors are introduced by mismatch within the analog circuit implementation. An analysis is presented which attributes the errors to current mirror mismatch. The harmonic distortion of the filter operating in different inversion is analyzed using EKV model numerically.
The temperature insensitive oscillator is designed for a low power wireless network. The system is based on a current starved ring oscillator implemented using CMOS transistors instead of LC tank for less chip area and power consumption. The frequency variance with temperature is compensated by the temperature adaptive circuits. Experimental results show that the frequency stability from 5°C to 65°C has been improved 10 times with automatic compensation and at least 1 order less power is consumed than published competitors. This oscillator is applied in a 2.2GHz OOK transmitter and a 2.2GHz phase locked loop based FM receiver.
With the increasing needs of compact antenna, possible high data rate and wide unused frequency range of short distance communication, a higher frequency phase locked loop used for BFSK receiver is explored using an LC oscillator for its capability at 20GHz. The success of frequency demodulation is demonstrated in the simulation results that the PLL can lock in 0.5μs with 35MHz lock-in range and 2MHz detection resolution. The model of a phase locked loop used for BFSK receiver is analyzed using Matlab
Impacts of Cmos Scaling on the Analog Design
The advancement of the CMOS fabrication process has pushed the CMOS transistor scaling to the sub-100nm node. While process fabrication and logic designers advocated CMOS scaling consistent with Moore's Law, circuit engineers are struggling with the high leakage current, low power supply, and high power consumption. For the analog circuit designer, things become even worse due to the loss in dynamic range.The objective of this research was to investigate the impacts of the CMOS scaling on the analog design and proposed analog scaling rule: the overdrive voltage should scale at the same rate or faster than the supply voltage to maintain a power settling product efficiency which is constant or improving. To avoid a power consumption penalty, the final specifications for the analog power supply will stall at a voltage of near 1.1V, with an overdrive voltage of 0.1V. Device thresholds must be limited to an approximate voltage 0.3V for analog designs. Due to the reducing self-gain of the transistor from the scaling, multistage OTA topologies should be adopted to achieve high gain and high bandwidth. Different OTA topologies were analyzed in close loop form and compared based on a power settling product efficiency criteria. The nested gain boosted cascode OTA topology was found to have the best efficiency under high supply voltage, high overdrive voltage or low supply voltage, low overdrive voltage. Finally, a 2V 20Msample/s 11-bit pipelined ADC was designed as an example to demonstrate the benefits of the nested cascode OTA application to low voltage pipelined ADC design. The size of the ADC stages was optimally scaled to achieve low power consumption. The full ADC was simulated on the behavior model level by using Matlab Simulink. Cadence simulations and the Peregrine 0.5um SOS device models were used to verify critical components of the ADC further demonstrating feasibility.Electrical Engineering Technolog
Exploiting the bulk-driven approach in CMOS analogue amplifier design
This thesis presents a collection of new novel techniques using the bulk-driven approach, which can lead to performance enhancement in the field of CMOS analogue amplifier design under the very low-supply voltage constraints. In this thesis, three application areas of the bulk-driven approach are focused â at the input-stage of differential pairs, at the source followers, and at the cascode devices.
For the input stage of differential pairs, this thesis proposes two new novel circuit design techniques. One of them utilises the concept of the replica-biased scheme in order to solve the non-linearity and latch-up issues, which are the potential problems that come along with the bulk-driven approach. The other proposed circuit design technique utilises the flipped voltage scheme and the Quasi-Floating Gate technique in order to achieve low-power high-speed performances, and furthermore the reversed-biased diode concept to overcome the issue of degraded input impedance characteristics that come along with the bulk-driven approach. Applying the bulk-driven approach in source followers is a new type of circuit blocks in CMOS analogue field, in which to the authorâs best knowledge has not been proposed at any literatures in the past. This thesis presents the bulk-driven version of the flipped voltage followers and super source followers, which can lead to eliminating the DC level shift. Furthermore, a technique for programming the DC level shift less than the threshold voltage of a MOSFET, which cannot be achieved by conventional types of source followers, is presented.
The effectiveness of the cascode device using the bulk-driven approach is validated by implementing it in a complete schematics design of a fully differential bulk-driven operational transcoductance amplifier (OTA). This proposal leads to solving the lowtranconductance problem of a bulk-driven differential pair, and in effect the open loop gain of
the OTA exceeds 60dB using a 0.35ÎŒm CMOS technology.
The final part of this thesis provides the study result of the input capacitance of a bulk-driven buffer. To verify the use of the BSIM3 MOSFET model in the simulation for predicting the input capacitance, the measurement data of the fabricated device are compared with the postlayout simulation results
Circuits for Analog Signal Processing Employing Unconventional Active Elements
DisertaÄnĂ prĂĄce se zabĂœvĂĄ zavĂĄdÄnĂm novĂœch struktur modernĂch aktivnĂch prvkĆŻ pracujĂcĂch v napÄĆ„ovĂ©m, proudovĂ©m a smĂĆĄenĂ©m reĆŸimu. FunkÄnost a chovĂĄnĂ tÄchto prvkĆŻ byly ovÄĆeny prostĆednictvĂm SPICE simulacĂ. V tĂ©to prĂĄci je zahrnuta Ćada simulacĂ, kterĂ© dokazujĂ pĆesnost a dobrĂ© vlastnosti tÄchto prvkĆŻ, pĆiÄemĆŸ velkĂœ dĆŻraz byl kladen na to, aby tyto prvky byly schopny pracovat pĆi nĂzkĂ©m napĂĄjecĂm napÄtĂ, jelikoĆŸ poptĂĄvka po pĆenosnĂœch elektronickĂœch zaĆĂzenĂch a implantabilnĂch zdravotnickĂœch pĆĂstrojĂch stĂĄle roste. Tyto pĆĂstroje jsou napĂĄjeny bateriemi a k tomu, aby byla prodlouĆŸena jejich ĆŸivotnost, trend navrhovĂĄnĂ analogovĂœch obvodĆŻ smÄĆuje k stĂĄle vÄtĆĄĂmu sniĆŸovĂĄnĂ spotĆeby a napĂĄjecĂho napÄtĂ. HlavnĂm pĆĂnosem tĂ©to prĂĄce je nĂĄvrh novĂœch CMOS struktur: CCII (Current Conveyor Second Generation) na zĂĄkladÄ BD (Bulk Driven), FG (Floating Gate) a QFG (Quasi Floating Gate); DVCC (Differential Voltage Current Conveyor) na zĂĄkladÄ FG, transkonduktor na zĂĄkladÄ novĂ© techniky BD_QFG (Bulk Driven_Quasi Floating Gate), CCCDBA (Current Controlled Current Differencing Buffered Amplifier) na zĂĄkladÄ GD (Gate Driven), VDBA (Voltage Differencing Buffered Amplifier) na zĂĄkladÄ GD a DBeTA (Differential_Input Buffered and External Transconductance Amplifier) na zĂĄkladÄ BD. DĂĄle je uvedeno nÄkolik zajĂmavĂœch aplikacĂ uĆŸĂvajĂcĂch vĂœĆĄe jmenovanĂ© prvky. ZĂskanĂ© vĂœsledky simulacĂ odpovĂdajĂ teoretickĂœm pĆedpokladĆŻm.The dissertation thesis deals with implementing new structures of modern active elements working in voltage_, current_, and mixed mode. The functionality and behavior of these elements have been verified by SPICE simulation. Sufficient numbers of simulated plots are included in this thesis to illustrate the precise and strong behavior of those elements. However, a big attention to implement active elements by utilizing LV LP (Low Voltage Low Power) techniques is given in this thesis. This attention came from the fact that growing demand of portable electronic equipments and implantable medical devices are pushing the development towards LV LP integrated circuits because of their influence on batteries lifetime. More specifically, the main contribution of this thesis is to implement new CMOS structures of: CCII (Current Conveyor Second Generation) based on BD (Bulk Driven), FG (Floating Gate) and QFG (Quasi Floating Gate); DVCC (Differential Voltage Current Conveyor) based on FG; Transconductor based on new technique of BD_QFG (Bulk Driven_Quasi Floating Gate); CCCDBA (Current Controlled Current Differencing Buffered Amplifier) based on conventional GD (Gate Driven); VDBA (Voltage Differencing Buffered Amplifier) based on GD. Moreover, defining new active element i.e. DBeTA (Differential_Input Buffered and External Transconductance Amplifier) based on BD is also one of the main contributions of this thesis. To confirm the workability and attractive properties of the proposed circuits many applications were exhibited. The given results agree well with the theoretical anticipation.
- âŠ