1,639 research outputs found
Design of the 12-bit Delta-Sigma Modulator using SC Technique for Vibration Sensor Output Processing
The work deals with the design of the 12-bit Delta-Sigma modulator using switched capacitors (SC) technique. The modulator serves to vibration sensor output processing. The first part describes the Delta-Sigma modulator parameters definition. Results of the proposed topology ideal model were presented as well. Next, the Delta-Sigma modulator circuitry on the transistor level was done. The ONSemiconductor I2T100 0.7 um CMOS technology was used for design. Then, the Delta-Sigma modulator nonidealities were simulated and implemented into the MATLAB ideal model of the modulator. The model of real Delta-Sigma modulator was derived. Consequently, modulator coefficients were optimized. Finally, the corner analysis of the Delta-Sigma modulator with the optimized coefficients was simulated. The value of SNDR = 82.2 dB (ENOB = 13.4 bits) was achieved
A 2 GHz Bandpass Analog to Digital Delta-sigma Modulator for CDMA Receivers with 79 DB Dynamic Range in 1.23 MHz Bandwidth
This paper presents the design of a second-order single-bit analog-to-digital continuous-time delta-sigma modulator that can be used in wireless CDMA receivers. The continuous-time delta-sigma modulator samples at 2 GHz, consumes 18 mW at 1.8 V and has a 79-dB signal-to-noise ratio (SNR) over a 1.23-MHz bandwidth. The continuous-time delta-sigma modulator was fabricated in a 0.18- m 1-poly 6-metal, CMOS technology and has an active area of approximately 0.892 mm2 . The delta-sigma modulator\u27s critical performance speciïŹcations are derived from the CDMA receiver speciïŹcations
Recommended from our members
A continuous time frequency translating delta Sigma Modulator
This thesis presents a continuous time bandpass delta sigma modulator with frequency translation inside the delta sigma loop. The input IF signal is down converted to baseband after amplification by a low Q, wideband bandpass resonator. The down converted IF signal is digitized by a continuous time, second order lowpass delta sigma modulator. The output of the lowpass delta sigma modulator is upconverted and fedback in to the low Q wideband bandpass resonator. Unlike the conventional delta sigma modulators, sinusoidal pulses are used for feedback. The system level design of the frequency translating delta sigma modulator is discussed. A prototype frequency translating delta sigma modulator to digitize IF signals at 100 MHz was designed in CMOS 0.35 ÎŒm process. Transistor level simulation shows that 80 dB SNR is achievable at a power dissipation of 100 mW. The frequency translating delta sigma modulator is less sensitive to time delay jitter in the DAC feedback pulse. If we use edge triggered sinusoid pulses for feedback, the DAC jitter performance of frequency translating delta sigma modulator will be better than that of conventional bandpass delta sigma modulator
An Oversampled Analog To Digital Converter For Acquiring Neural Signals
A third order delta-sigma modulator and associated low-pass digital filter is designed for an analog to digital converter: ADC) for sensing bioelectric phenomena. The third order noise shaping reduces the quantization noise in the baseband and the digital lowpass filter greatly attenuates the out of band quantization noise, increasing the effective number of bits. As part of a neural signal acquisition system designed by The BrainScope Company to capture Electro-Encephalogram: EEG) and Automated Brainstem Response: ABR) signals, this paper describes the design of a third order Delta-Sigma modulator which meets or exceeds the low noise specifications mandated by previous BrainScope products. The third order cascaded delta-sigma modulator attains a resolution of 12.3 bits in a signal bandwidth of 3kHz and 14.9 bits in a signal bandwidth of 100Hz, operating from a +/- 1.76V reference with a 250kHz clock
Prediction of the Spectrum of a Digital DeltaâSigma Modulator Followed by a Polynomial Nonlinearity
This paper presents a mathematical analysis of the power spectral density of the output of a nonlinear block driven by a digital delta-sigma modulator. The nonlinearity is a memoryless third-order polynomial with real coefficients. The analysis yields expressions that predict the noise floor caused by the nonlinearity when the input is constant
Reduced complexity MASH delta-sigma modulator
A reduced complexity digital multi-stage noise shaping (MASH) delta-sigma modulator for fractional-N frequency synthesizer applications is proposed. A long word is used for the first modulator in a MASH structure; the sequence length is maximized by setting the least significant bit of the input to 1; shorter words are used in subsequent stages. Experimental results confirm simulation
True high-order VCO-based ADC
A novel approach to use a voltage-controlled oscillator (VCO) as the first integrator of a high-order continuous-time delta-sigma modulator (CT-DSM) is presented. In the proposed architecture, the VCO is combined with a digital up-down counter to implement the first integrator of the CT-DSM. Thus, the first integrator is digital-friendly and hence can maximally benefit from technological scaling
Design methodology for a maximum sequence length MASH digital delta-sigma modulator
The paper proposes a novel structure for a MASH digital delta-sigma modulator (DDSM) in order to achieve a long sequence length. The expression for the sequence length is derived. The condition to produce the maximum sequence length is also stated. It is proved that the modulator output only
depends on the structure of the first-order error feedback
modulator (EFM1) which is the first stage of a Multi-stAge noise SHaping (MASH) modulator
- âŠ