16 research outputs found

    Digital implementation of the cellular sensor-computers

    Get PDF
    Two different kinds of cellular sensor-processor architectures are used nowadays in various applications. The first is the traditional sensor-processor architecture, where the sensor and the processor arrays are mapped into each other. The second is the foveal architecture, in which a small active fovea is navigating in a large sensor array. This second architecture is introduced and compared here. Both of these architectures can be implemented with analog and digital processor arrays. The efficiency of the different implementation types, depending on the used CMOS technology, is analyzed. It turned out, that the finer the technology is, the better to use digital implementation rather than analog

    Distributed bit-parallel architecture and algorithms for early vision

    No full text
    A new form of parallelism, distributed bit-parallelism, is introduced. A distributed bit-parallel organization distributes each bit of a data item to a different processor. Bit-parallelism allows computation that is sub-linear with word size for such operations as integer addition, arithmetic shifts, and data moves. The implications of bit-parallelism for system architecture are analyzed. An implementation of a bit-parallel architecture based on a mesh with bypass network is presented. The performance of bit-parallel algorithms on this architecture is analyzed and found to be several times faster than bit-serial algorithms. The application of the architecture to low level vision algorithms is discussed.Applied Science, Faculty ofElectrical and Computer Engineering, Department ofGraduat

    Abacus: A Reconfigurable Bit-Parallel Architecture for Early Vision

    No full text
    Many important computational problems, including those of computer vision, are characterized by data-parallel, low-precision integer operations on large volumes of data. For such highly structured problems, this thesis develops Abacus, a high-speed reconfigurable SIMD (single-instruction, multiple-data) architecture that outperforms conventional microprocessors by over an order of magnitude using the same silicon resources. Earlier SIMD systems computed at relatively slow clock rates compared to their uniprocessor counterparts. The thesis discusses the problems involved in operating a large SIMD system at high clock rates, including instruction distribution and chip-to-chip communication, presents the solutions adopted by the Abacus design. Although the chip was implemented in a 1989-era VLSI technology, it was designed to contain 1024 processing elements (PEs), operate at 125 MHz, and deliver 2 billion 16-bit arithmetic operations per second (GOPS). The PE and chip architecture are ..

    FOUNDRY IS IN PRIORITY OF THE STATE POLICY OF THE REPUBHC OF BELARUS

    No full text
    The state of foundry in the Republic of Belarus according to the developed and approved programs on the national level is given

    Unifying FPGAs and SIMD arrays

    No full text
    Single-Instruction Multiple-Data (SIMD) processing arrays share many architectural features. In both architectures, an array of simple, ne-grained logic elements is employed to provide high-speed, customizable, bit-wise computation. In this paper, we present a uni ed computational array model which encompasses both FPGAs and SIMD arrays. Within this framework, we examine the di erences and similarities between these array structures and touch upontechniques and lessons which canbe transfered between the architectures. The uni ed model also exposes promising prospects for hybrid array architectures. We introduce the Dynamically Programmable Gate Array (DPGA) which combines the best features from FPGAs and SIMD arrays into a single array architecture.

    Modern system of moulding sand chargingand proportioning

    No full text
    The article describes the problems of moulding sands proportioning, the effect of the proportioning accuracy on the shape and casting, gives the auger proportioner design

    HIGH-TECHNOLOGICAL MODERN EQUIPMENT FOR PRODUCTION OF VERTICAL-STACK MODES IN PRODUCTION OF THE PISTON RINGS CASTINGS

    No full text
    UP ‘'Institute BelNIILit" has 40-years operational experience in the foundry market in the field of creation of forming equipment for production of piston rings castings in vertical-stack moulds
    corecore