24,990 research outputs found

    Multi - objective sliding mode control of active magnetic bearing system

    Get PDF
    Active Magnetic Bearing (AMB) system is known to inherit many nonlinearity effects due to its rotor dynamic motion and the electromagnetic actuators which make the system highly nonlinear, coupled and open-loop unstable. The major nonlinearities that are associated with AMB system are gyroscopic effect, rotor mass imbalance and nonlinear electromagnetics in which the gyroscopics and imbalance are dependent to the rotational speed of the rotor. In order to provide satisfactory system performance for a wide range of system condition, active control is thus essential. The main concern of the thesis is the modeling of the nonlinear AMB system and synthesizing a robust control method based on Sliding Mode Control (SMC) technique such that the system can achieve robust performance under various system nonlinearities. The model of the AMB system is developed based on the integration of the rotor and electromagnetic dynamics which forms nonlinear time varying state equations that represent a reasonably close description of the actual system. Based on the known bound of the system parameters and state variables, the model is restructured to become a class of uncertain system by using a deterministic approach. In formulating the control algorithm to control the system, SMC theory is adapted which involves the formulation of the sliding surface and the control law such that the state trajectories are driven to the stable sliding manifold. The surface design involves the transformation of the system into a special canonical representation such that the sliding motion can be characterized by a convex representation of the desired system performances. Optimal Linear Quadratic (LQ) characteristics and regional pole-clustering of the closed-loop poles are designed to be the objectives to be fulfilled in the surface design where the formulation is represented as a set of Linear Matrix Inequality optimization problem. For the control law design, a new continuous SMC controller is proposed in which asymptotic convergence of the system’s state trajectories in finite time is guaranteed. This is achieved by adapting the equivalent control approach with the exponential decaying boundary layer technique. The newly designed sliding surface and control law form the complete Multi-objective SMC (MO-SMC) and the proposed algorithm is applied into the nonlinear AMB in which the results show that robust system performance is achieved for various system conditions. The findings also demonstrate that the MO-SMC gives better system response than the reported ideal SMC (I-SMC) and continuous SMC (C-SMC)

    Systematic Comparison of HF CMOS Transconductors

    Get PDF
    Transconductors are commonly used as active elements in high-frequency (HF) filters, amplifiers, mixers, and oscillators. This paper reviews transconductor design by focusing on the V-I kernel that determines the key transconductor properties. Based on bandwidth considerations, simple V-I kernels with few or no internal nodes are preferred. In a systematic way, virtually all simple kernels published in literature are generated. This is done in two steps: 1) basic 3-terminal transconductors are covered and 2) then five different techniques to combine two of them in a composite V-I kernel. In order to compare transconductors in a fair way, a normalized signal-to-noise ratio (NSNR) is defined. The basic V-I kernels and the five classes of composite V-I kernels are then compared, leading to insight in the key mechanisms that affect NSNR. Symbolic equations are derived to estimate NSNR, while simulations with more advanced MOSFET models verify the results. The results show a strong tradeoff between NSNR and transconductance tuning range. Resistively generated MOSFETs render the best NSNR results and are robust for future technology developments

    Per-Core DVFS with Switched-Capacitor Converters for Energy Efficiency in Manycore Processors

    Get PDF
    Integrating multiple power converters on-chip improves energy efficiency of manycore architectures. Switched-capacitor (SC) dc-dc converters are compatible with conventional CMOS processes, but traditional implementations suffer from limited conversion efficiency. We propose a dynamic voltage and frequency scaling scheme with SC converters that achieves high converter efficiency by allowing the output voltage to ripple and having the processor core frequency track the ripple. Minimum core energy is achieved by hopping between different converter modes and tuning body-bias voltages. A multicore processor model based on a 28-nm technology shows conversion efficiencies of 90% along with over 25% improvement in the overall chip energy efficiency

    Design and develop a MOS magnetic memory Final report, 11 Mar. - 11 Sep. 1966

    Get PDF
    Interface problems between plated wire magnetic memory and MO

    Index to NASA Tech Briefs, 1975

    Get PDF
    This index contains abstracts and four indexes--subject, personal author, originating Center, and Tech Brief number--for 1975 Tech Briefs

    Computational structures for application specific VLSI processors

    Get PDF

    Designing an Ultralow-Voltage Phase-Locked Loop Using a Bulk-Driven Technique

    Get PDF
    [[abstract]]This brief describes an ultralow-voltage phase-locked loop (PLL) using a bulk-driven technique. The architecture of the proposed PLL employs the bulk-input technique to produce a voltage-controlled oscillator (VCO) and the forward-body-bias scheme to produce a divider. This approach effectively reduces the threshold voltage of the MOSFETs, enabling the PLL to be operated at an ultralow voltage. The chip is fabricated in a 0.13-mum standard CMOS process with a 0.5-V power supply voltage. The measurement results demonstrate that this PLL can operate from 360 to 610 MHz with a 0.5-V power supply voltage. At 550 MHz, the measured root-mean-square jitter and peak-to-peak jitter are 8.01 and 56.36 ps, respectively. The total power consumption of the PLL is 1.25 mW, and the active die area of the PLL is 0.04 mm2.[[notice]]補正完畢[[incitationindex]]SCI[[incitationindex]]EI[[booktype]]紙
    corecore