1,800 research outputs found
Monte Carlo simulations of high-performance implant free In<sub>0.3</sub>Ga<sub>0.7</sub> nano-MOSFETs for low-power CMOS applications
No abstract available
Non-Silicon MOSFETs and Circuits with Atomic Layer Deposited Higher-k Dielectrics
The quest for technologies beyond 14nm node complementary metal-oxide-semiconductor (CMOS) devices has now called for research on higher-k gate dielectrics integration with high mobility channel materials such as III-V semiconductors and germanium. Ternary oxides, such as La2-xYxO3 and LaAlO3, have been considered as strong candidates due to their high dielectric constants and good thermal stability. Meanwhile, the unique abilities of delivering large area uniform thin film, excellent controlling of composition and thickness to an atomic level, which are keys to ultra-scaled devices, have made atomic layer deposition (ALD) technique an excellent choice.
In this thesis, we systematically study the atomic layer epitaxy (ALE) process realized by ALD, ALE higher-k dielectric integration, GaAs nMOSFETs and pMOSFETs on (111)A substrates, and their related CMOS digital logic gate circuits as well as ring oscillators. A record high drain current of 376 mA/mm and a small SS of 74 mV/dec are obtained from planar GaAs nMOSFETs with 1μm gate length. La2-xYxO3/GaAs(111)A interfaces are systematically investigated in both material and electrical aspects. The work has expanded the near 50 years GaAs MOSFETs research to an unprecedented level. Following the GaAs work, Ge n- and p-MOSFETs with epitaxial interfaces are also fabricated and studied. Beyond the conventional semiconductors, the complex oxide channel material SrTiO3 is also explored. Well-behaved LaAlO3/SrTiO3 nMOSFETs with a conducting channel at insulating ALD amorphous LaAlO3 - insulating crystalline SrTiO3 interface are also demonstrated
Recommended from our members
Germanium MOS devices integrating high-k dielectric and metal gate
textThis dissertation investigates the fabrication and characteristics of the metaloxide-semiconductor
(MOS) devices built on germanium substrates integrating HfO2
high-κ dielectric and TaN metal gate electrode. The metal-gate/high-κ/germanium
MOS stack, by taking the advantages of the high carrier mobility from the
germanium channel and the sub-nm equivalent-oxide-thickness (EOT) scaling
capability from the high-κ dielectric and the metal gate electrode, offers a possible
solution for the future advanced complementary MOS (CMOS) applications to
further boast the transistors’ driving current for faster operation.
Due to the unstable and poor-quality natively grown germanium oxide,
surface treatment is very critical in germanium device fabrication in order to remove
the native oxide and prevent its growth, as well as suppress the interdiffusion across
the interface. Several wet cleaning methods and an in situ cleaning technique by Ar
anneal have been investigated. Surface passivation techniques, including NH3-based
surface nitridation (SN) by forming a GeOxNy layer and silicon interlayer (SiIL)
passivation by growing an ultra-thin (several monolayer) silicon layer between the
high-κ dielectric and the substrate, have been studied and proved able to improve
device performance significantly. Both p- and n-channel germanium transistors have
been successfully fabricated. 1.8X enhancement of peak mobility in p-channel and
2.5X in n-channel over the silicon control devices have been achieved.
The interface growth mechanism between the germanium substrate and the
dielectric layer has been investigated. Two competing processes occurring at the
interface determine the formation of the interfacial layer and affect Ge outdiffusion.
Substrate dopants are found playing important roles, which causes the variations in
the interfacial layer formation on different types of substrates and so on in the
electrical properties. The relatively high diffusivity of dopants and germanium atoms
in bulk germanium and the induced structural defects near the surface may severely
degrade the device performance. This can well explain the very poor performance of
the n-channel devices reported recently by several groups.
Performance degradation of the germanium devices after thermal anneal,
which is resulting from the interdiffusion and germanium oxide desorption, suggests
that thermal stability is a concern in high temperature processes and more stable
passivation techniques may be required. Long term reliability study indicates that
HfO2 dielectric with SN treatment on germanium is robust against TDDB stress and
the long term reliability (TDDB) is not a concern for germanium MOS devices.Electrical and Computer Engineerin
Experimental and simulation study of 1D silicon nanowire transistors using heavily doped channels
The experimental results from 8 nm diameter silicon nanowire junctionless field effect transistors with gate lengths of 150 nm are presented that demonstrate on-currents up to 1.15 mA/m for 1.0 V and 2.52 mA/m for 1.8 V gate overdrive with an off-current set at 100 nA/m. On- to off-current ratios above 108 with a subthreshold slope of 66 mV/dec are demonstrated at 25 oC. Simulations using drift-diffusion which include densitygradient quantum corrections provide excellent agreement with the experimental results. The simulations demonstrate that the present silicon-dioxide gate dielectric only allows the gate to be scaled to 25 nm length before short-channel effects significantly reduce the performance. If high-K dielectrics replace some parts of the silicon dioxide then the technology can be scaled to at least 10 nm gatelength
Defect Induced Aging and Breakdown in High-k Dielectrics
abstract: High-k dielectrics have been employed in the metal-oxide semiconductor field effect transistors (MOSFETs) since 45 nm technology node. In this MOSFET industry, Moore’s law projects the feature size of MOSFET scales half within every 18 months. Such scaling down theory has not only led to the physical limit of manufacturing but also raised the reliability issues in MOSFETs. After the incorporation of HfO2 based high-k dielectrics, the stacked oxides based gate insulator is facing rather challenging reliability issues due to the vulnerable HfO2 layer, ultra-thin interfacial SiO2 layer, and even messy interface between SiO2 and HfO2. Bias temperature instabilities (BTI), hot channel electrons injections (HCI), stress-induced leakage current (SILC), and time dependent dielectric breakdown (TDDB) are the four most prominent reliability challenges impacting the lifetime of the chips under use.
In order to fully understand the origins that could potentially challenge the reliability of the MOSFETs the defects induced aging and breakdown of the high-k dielectrics have been profoundly investigated here. BTI aging has been investigated to be related to charging effects from the bulk oxide traps and generations of Si-H bonds related interface traps. CVS and RVS induced dielectric breakdown studies have been performed and investigated. The breakdown process is regarded to be related to oxygen vacancies generations triggered by hot hole injections from anode. Post breakdown conduction study in the RRAM devices have shown irreversible characteristics of the dielectrics, although the resistance could be switched into high resistance state.Dissertation/ThesisDoctoral Dissertation Electrical Engineering 201
Characterisation of silicon carbide CMOS devices for high temperature applications
PhD ThesisIn recent years it has become increasingly apparent that there is a large demand for resilient electronics that
can operate within environments that standard silicon electronics cease to function such as high power and high
voltage applications, high temperatures, corrosive atmospheres and environments exposed to radiation. This
has become even more essential due to increased demands for sustainable energy production and the reduction
in carbon emissions worldwide, which has put a large burden on a wide range of industrial sectors who now
have a significant demand for electronics to meet these needs including; military, space, aerospace, automotive,
energy and nuclear. In extreme environments, where ambient temperatures may well exceed the physical limit
of silicon-based technologies, SiC based technology offers a lower cost and a smaller footprint solution for
operation in such environments due to its advantageous electrical properties such as a high breakdown electric
field, high thermal conductivity and large saturation velocity. High quality material on large area wafers (150
mm) is now commercially available, allowing the fabrication of reliable high temperature, high frequency and
high current power electronic devices, improving the already optimised silicon based structures. An important
advantage of SiC is that it is the only wide band gap compound semiconductor that can be thermally oxidised
to grow insulating, high quality SiO2 layers, which makes it an ideal candidate to replace silicon technologies
for metal-oxide-semiconductor applications, which is the main focus of this research. Although the technology
has made a number of major steps forward over recent years and the commercial manufacturing process has
advanced significantly, there still remains a number of issues that need to be overcome in order to fully realise
the potential of the material for electronic applications.
This thesis describes the characterisation of 4H-SiC CMOS structures that were designed for high temperature
applications and fabricated with varying gate dielectric treatments and process steps. The influence of
process techniques on the characteristics of metal-oxide-semiconductor (MOS) devices has been investigated
by means of electrical characterisation and the results have been compared to theoretical models. The C-V and
I-V characteristics of both MOS capacitor and MOSFET structures with varying gate dielectrics on both n-type
and p-type 4H-SiC have been analysed to explore the benefits of the varying process techniques that have been
employed in the design of the devices.
The results show that the field effect mobility characteristic of 4H-SiC MOSFETs are dominated at low
perpendicular electric fields by Coulomb scattering and at high electric fields by low surface roughness mobility,
which is due to the rough SiC-SiO2 interface. The findings also show that a thermally grown SiO2 layer at the
semiconductor-dielectric interface is a beneficial process step that enhances the interfacial characteristics and
increases the channel mobility of the MOSFETs. In addition to this it is also found that this technique provides
the most beneficial characteristics on both n-type and p-type 4H-SiC, which suggests that it would be the most
suitable treatment for a monolithic CMOS process.
The impact of threshold voltage adjust ion implantation on both the MIS capacitor and MOSFET structures
is also presented and shows that the increasing doses of nitrogen that are implanted to adjust the threshold
voltage act to improve the device performance by acting to modify the charge at the interface or within the gate
oxide and therefore increase the field effect mobility of the studied devices.Engineering and Physical Sciences Research Council (EPSRC) and Raytheon
U
HfO2 as gate dielectric on Si and Ge substrate
Hafnium oxide HfO2 has been considered as an alternative to silicon dioxide SiO2 in future nano-scale complementary metal-oxide-semiconductor (CMOS) devices since it provides the required capacitance at the reduced device size because of its high dielectric constant. HfO2 films are currently deposited by various techniques. Many of them require high temperature annealing that can impact device performance and reliability.
In this research, electrical characteristics of capacitors with HfO2 as gate dielectric deposited by standard thermal evaporation and e-beam evaporation on Si and Ge substrates were investigated. The dielectric constant of HfO2 deposited by thermal evaporation on Si is in the range of 18-25. Al/HfO2/Si MOS capacitors annealed at 450°C show low hysteresis, leakage current density and bulk oxide charges. Interface state density and low temperature charge trapping behavior of these structures were also investigated.
Degradation in surface carrier mobility has been reported in Si field-effect-transistors with HfO2 as gate dielectric. To explore the possibility of alleviating this problem we have used germanium (Ge) substrate as this semiconductor has higher carrier mobility than Si. Devices fabricated by depositing HfO2 directly on Ge by standard thermal evaporation were found to be too leaky and show significant hysteresis and large shift in flatband voltage. This deterioration in electrical performance is mainly due to the formation of unstable interfacial layer of GeO2 during the HfO2 deposition. To minimize this effect, Ge surface was treated with the beam of atomic nitrogen prior to the dielectric deposition. The effect of surface nitridation, on interface as well as on bulk oxide, trap energy levels were investigated using low temperature C-V measurements. They revealed additional defect levels in the nitrided devices indicating diffusion of nitrogen from interface into the bulk oxide. Impact of surface nitridation on the reliability of Ge/HfO2/Al MOS capacitors has been investigated by application of constant voltage stress at different voltage levels for various time periods. It was observed that deeper trap levels in nitrided devices, found from low frequency and low temperature measurements, trap the charge carrier immediately after stress but with time these carriers detrap and create more traps inside the bulk oxide resulting in further devices deterioration. It is inferred that though nitrogen is effective in reducing interfacial layer growth it incorporates more defects at interface as well as in bulk oxide. Therefore, it is important to look into alternative methods of surface passivation to limit the growth of GeO2 at the interface
- …