

Monte Carlo Simulations of High-Performance Implant Free $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$ Nano-MOSFETs for Low-Power CMOS Applications

Karol Kalna, James A. Wilson, David A. J. Moran, Richard J. W. Hill, Andrew R. Long, Ravi Droopad, *Senior Member, IEEE*, Matthias Passlack, *Senior Member, IEEE*, Iain G. Thayne, and Asen Asenov, *Member, IEEE*

Abstract—The potential performance of implant free heterostructure $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$ channel MOSFETs with gate lengths of 30, 20, and 15 nm is investigated using state-of-the-art Monte Carlo (MC) device simulations. The simulations are carefully calibrated against the electron mobility and sheet density measured on fabricated III-V MOSFET structures with a high- κ dielectric. The MC simulations show that the 30 nm gate length implant free MOSFET can deliver a drive current of $2174 \mu\text{A}/\mu\text{m}$ at 0.7 V supply voltage. The drive current increases to $2542 \mu\text{A}/\mu\text{m}$ in the 20 nm gate length device, saturating at $2535 \mu\text{A}/\mu\text{m}$ in the 15 nm gate length one. When quantum confinement corrections are included into MC simulations, they have a negligible effect on the drive current in the 30 and 20 nm gate length transistors but lower the 15 nm gate length device drive current at 0.7 V supply voltage by 10%. When compared to equivalent Si based MOSFETs, the implant free heterostructure MOSFETs can deliver a very high performance at low supply voltage, making them suitable for low-power high-performance CMOS applications.

Index Terms—InGaAs nano-MOSFETs, implant free, high performance, Monte Carlo simulation.

I. INTRODUCTION

HIGH-MOBILITY channel materials are expected to play an important role in high-performance CMOS transistors near and beyond the end of the current ITRS edition [1]. The favored channel material for p -channel devices is Ge [2]. However, the experimentally observed electron mobility in a n -channel Ge device is unsatisfactory [3]. Therefore, the attention is shifting towards the introduction of compound semiconductors to boost the performance of the n -channel device [4], [5]. The recent development of a suitable high- κ gate dielectric for GaAs with a low interface state density [6], [7] has brought the prospects for manufacturable III-V MOSFETs closer to reality [8]. Previous Monte Carlo (MC) simulation studies have shown that 80 nm gate length $\text{In}_{0.2}\text{Ga}_{0.8}\text{As}$ MOSFETs with a conventional surface-channel architecture could

outperform by more than a factor of two the equivalent Si and strained Si counterparts [9], [10]. However, when the conventional $\text{In}_{0.2}\text{Ga}_{0.8}\text{As}$ MOSFETs are scaled down to 35 nm, the performance improvement margin shrinks [9], [11].

The introduction of high-mobility III-V materials in MOSFETs requires new device concepts which can benefit from the high channel mobility with scaling. These new device concepts have to be based on a thin body architecture due to its superior electrostatic integrity and higher channel mobility resulting from low-dimensional transport [12], [13]. The design and particularly the vertical device architecture have to be optimized with respect to the channel material and its orientation bearing in mind that at small channel thicknesses the mobility is degraded due to enhanced scattering of carriers with confined phonons [14]. One such recently proposed new device concept which does not require implanted source/drain regions and extensions is the enhancement mode implant free MOSFET [15], [16] illustrated in Fig. 1. The implant free design can take full advantage of the high injection velocity into the channel which is inherent to III-V materials. The band-to-band tunnelling which seriously affects devices with implanted source/drain regions is expected to be highly reduced due to the small channel thickness and the wide bandgap materials surrounding the channel. In this work, using state-of-the-art ensemble Monte Carlo (MC) device simulations, we have studied the potential performance of n -type implant free $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$ channel MOSFETs with a high- κ gate dielectric scaled to gate lengths of 30, 20, and 15 nm. The simulation study is based on careful calibration against room temperature electron mobility and sheet carrier density measurements performed using gated Hall structures fabricated on relevant $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$ channel material with a high- κ gate dielectric. The I_D - V_G characteristics obtained from MC simulations demonstrate the excellent performance and the good scalability of the implant free device architecture.

II. MONTE CARLO SIMULATION APPROACH

The reported simulations of scaled implant free $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$ MOSFETs have been carried out using our ensemble MC compound semiconductor device simulator MC/MOS described in detail elsewhere [10], [17]. The MC module includes electron scattering with polar optical phonons, inter- and intravalley optical phonons, nonpolar optical phonons, acoustic phonons, and ionized impurities. Alloy scattering and the impact of

Manuscript received June 10, 2006; revised September 12, 2006. This work was supported by Engineering and Physical Sciences Research Council (EPSRC) under Grant No. GR/S61218/01. The review of this paper was arranged by Associate Editor D. Frank.

K. Kalna, J. A. Wilson, D. A. J. Moran, R. J. W. Hill, A. R. Long, I. G. Thayne, and A. Asenov are with the Nanoelectronics Research Centre, University of Glasgow, Glasgow G12 8LT, U.K. (e-mail: kalna@elec.gla.ac.uk).

R. Droopad and M. Passlack are with Freescale Semiconductor Inc., Tempe, AZ 85284 USA.

A color version of Fig. 1 is available online at <http://ieeexplore.ieee.org>.
Digital Object Identifier 10.1109/TNANO.2006.888543




Fig. 1. Cross-section of the 30 nm gate length implant free $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$ MOSFET considered in MC device simulations.

strain on the bandgap, electron effective mass, optical phonon deformation potential, and optical phonon energy in the InGaAs channel are also included in our simulations [17]. In the past, the MC device simulator was used extensively to study and design high electron mobility transistors (HEMTs) and has been carefully calibrated against measured I - V characteristics of fabricated 120 nm gate length pseudomorphic HEMT [17] with an $\text{In}_{0.2}\text{Ga}_{0.8}\text{As}$ channel. It was also used to study the electron transport in a 120 nm double doped InGaAs/In-AlAs lattice matched HEMT showing an excellent agreement with the measured I - V characteristics of conventional and self-aligned devices [18]. Recently, the simulator has been also calibrated against the measured characteristics of a 50 nm gate length InP HEMT with a high indium content ($\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$) channel [19]. This confirms the validity of the transport model embedded in the simulator in describing highly nonequilibrium electron transport in aggressively scaled ultrafast devices with a high-mobility channel.

The simulator MC/MOS has been enhanced by including quantum confinement effects. The quantum corrections are incorporated adopting a relatively simple effective quantum potential (EQP) approach which is easy to implement into MC simulations [20]. The classical potential P at every position in real space \mathbf{r} is convoluted with a Gaussian distribution, G , in order to obtain an EQP, P_{eff} , using the relation [20]

$$P_{\text{eff}}(\mathbf{r}) = \int d\mathbf{r}' P(\mathbf{r} + \mathbf{r}') G(\mathbf{r}'),$$

$$G(\mathbf{x}) = \frac{1}{a\sqrt{2\pi}} \exp\left(-\frac{x^2}{2a^2}\right) \quad (1)$$

where a is a smoothing parameter. The resulting EQP is then used to propagate MC particles. The values of a were obtained by matching the results of a self-consistent one-dimensional (1-D) Poisson-Schrödinger solution of the relevant layer structures in the subthreshold region [9] leading to $a = 1.3, 0.9$, and 0.75 nm for the 30, 20, and 15 nm gate length implant free MOSFETs, respectively.

The EQP approach mimics a shift of the lowest subband in the quantum wells relevant to transport and the shape of the electron distribution [20]. Therefore, it shifts the electron density centroid away from the semiconductor and dielectric interfaces thus correctly changing the threshold voltage and decreasing the




Fig. 2. Measured room temperature electron mobility vs electron carrier concentration of gated Hall Bar structures for gate biases in the range 0–0.8 V.

gate-to-channel capacitances. These effects, in concert, reduce the saturation current [9], [21].

III. ELECTRON MOBILITY AND SHEET DENSITY

The electron drift mobility obtained from the MC simulations has been verified against room temperature mobility measurements of an implant-free $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$ MOSFET layer structure performed on gated Hall structures. The sheet carrier density obtained from these measurements was used to calibrate the active δ -doping concentration in the device heterostructure. The Pt/Au gated Hall bars were 12 μm wide with a spacing between adjacent arms of 40 μm . A magnetic field of 0.58 T was used in the Hall measurements. Fig. 2 illustrates the dependence of the electron mobility on carrier concentration in the channel for gate biases in the range of 0–0.8 V. The figure contains three traces: 1) for the gate voltage swept up from 0 V to +0.8 V labelled “upsweep”; 2) for the gate voltage swept down from +0.8 V to 0 V labelled “downsweep 1”; and 3) for the gate voltage swept down from +0.8 V to 0 V one week after the initial measurement labelled “downsweep 2.”

The measured Hall mobilities were in the range of 3000–6000 cm^2/Vs which is an order of magnitude higher than the mobilities typically measured in Si channels [22]. In addition, for the bias range explored, the mobility increases with carrier concentration up to values of at least $1.4 \times 10^{12} \text{ cm}^{-2}$. This suggests that as the carriers in the device channel




Fig. 3. Conduction band and electron density in the (a) 30; (b) 20; and (c) 15 nm implant free MOSFETs at $V_G - V_T = 0.8$ V.

are pulled towards the interface between the InGaAs channel and the upper GaAs barrier layer with increasingly positive applied gate bias, there is likely to be a reduction in ionized impurity scattering due to a combination of increased spatial separation from the δ -doped layer and enhanced screening due to increasing channel electron concentration. The monotonic increase of mobility with carrier concentration also suggests that, in this bias range, the transport properties of the channel are not being influenced significantly by any interface roughness scattering from the gate dielectric/GaAs spacer interface. Finally, the data of Fig. 2 indicate that the mobility measurements are repeatable. The lack of significant hysteresis between the up and down sweeps suggests only modest trapping effects due to DX centres from the δ -doped plane.

IV. INGAAS IMPLANT-FREE MOSFETs

The layout of the simulated implant free $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$ MOSFET with a gate length of 30 nm including the vertical layer structure grown on a semi-insulating substrate is illustrated in Fig. 1. The high- κ dielectric is assumed to be $\text{Ga}_2\text{O}_3/(\text{Gd}_x\text{Ga}_{1-x})_2\text{O}_3$ with a dielectric constant of 20 [23]. In order to maintain the electrostatic integrity in the 30, 20, and 15 nm gate length transistors, the oxide thickness is scaled to 3, 2, and 1.5 nm and the $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$ channel thickness is scaled to 3, 2, and 1.5 nm, respectively. The channel thickness is still sufficiently large to not reduce electron transport significantly due to electron interaction with confined phonons (a considerable increase in the electron-phonon scattering rate is reported for GaAs/AlAs quantum wells below a thickness of 1.5 nm [24]). All layer thicknesses of the scaled layer structures are summarized in Table I. The active δ -doping concentration is kept the same in each of the scaled transistor. The threshold voltage is adjusted by selecting a gate metal with an appropriate workfunction. The selection process for a particular scaled device may be assisted by adjusting the δ -doping concentration and subband engineering (by varying channel thickness and material composition in the channel and surrounding layers). Finally, we would like to stress that the predicted performance of all implant free InGaAs MOSFETs corresponds to that of intrinsic devices which means that the impact of the external contact resistances is neglected.

TABLE I
LAYER DIMENSIONS FOR THE IMPLANT FREE INGAAS MOSFETs SCALED WITH RESPECT TO GIVEN GATE LENGTHS

Thickness of [nm]	Gate length [nm]		
	30	20	15
High- κ dielectric	3	2	1.5
GaAs spacer	2.5	1.5	1
$\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$ channel	3	2	1.5
AlAs doping spacer	2.5	1.5	1
δ -doping	0.5	0.5	0.5
GaAs/AlAs multilayer	22	22	22
$\text{Al}_{0.3}\text{Ga}_{0.7}\text{As}$ buffer	400	400	400

Fig. 3 shows the conduction band profile and electron density distribution obtained from the 1-D self-consistent solution of the Poisson-Schrödinger equations. The peak of the electron density steadily increases as the layer heterostructure is scaled from a gate length of 30 nm to 20 and 15 nm, respectively. In addition, the electron sheet density as a function of applied gate bias also increases with the scaling as shown in Fig. 4 where both results obtained from 1-D Poisson and Poisson-Schrödinger simulations are plotted.

Fig. 5 shows the drain current I_D as a function of the difference between the gate voltage V_G and the threshold voltage V_T for the 30 nm gate length implant free $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$ MOSFET at a low drain bias of 0.1 V and two high drain biases of 0.7 and 1.0 V. Source and drain contacts have been considered to be self-aligned with 30 nm source-to-gate and gate-to-drain separations. The work function of the gate contact is assumed to be adjusted for a threshold voltage of 0.0 V. The drain current delivered by the 30 nm gate length implant free MOSFET is $2174 \mu\text{A}/\mu\text{m}$ at a supply voltage of 0.7 V and $2753 \mu\text{A}/\mu\text{m}$ at a supply voltage of 1.0 V. This intrinsic on-current at 1.0 V overdrive is approximately 170% larger than the current reported for a 30 nm effective gate length Si MOSFET ($I_{\text{on}} = 1020 \mu\text{A}/\mu\text{m}$ at $V_G - V_T = 1.0$ V and $V_D = 1.2$ V) obtained using MC simulations [25] and 100% larger than the current in a strained $\langle 100 \rangle$ Si MOSFET ($I_{\text{on}} = 1380 \mu\text{A}/\mu\text{m}$ at $V_G - V_T = 1.0$ V and $V_D = 1.2$ V) [25]. Since the heavily doped regions are not present in the device source/drain, the I - V characteristics obtained from MC simulations exhibit very low noise below




Fig. 4. Electron sheet density versus difference between the applied gate bias and threshold voltage for the 30, 20, and 15 nm gate length MOSFETs. Results obtained using both Poisson (P) and Poisson-Schrödinger (P-S) solutions are shown.




Fig. 5. I_D - (V_G-V_T) characteristics of the 30 nm gate length $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$ implant free MOSFET at indicated drain voltages V_D versus the difference between applied gate bias V_G and threshold voltage V_T . Both results from simulations including (QC) and excluding (Clas.) quantum confinement corrections are shown. The inset illustrates the subthreshold slope of the transistor.

the threshold voltage. Therefore, it was possible to extract subthreshold slopes from the MC simulations. For the 30 nm gate length implant free MOSFETs, we have obtained a subthreshold slope of 167 mV/dec as shown in the inset of Fig. 5. This subthreshold slope is comparable with the figures of equivalent Si MOSFETs reported in [26]. The moderate slope is the consequence of: 1) the low density of states typical for III-V materials [27] and 2) the buried channel of the implant free MOSFET with an additional GaAs spacer between the channel and the oxide layer. Therefore, the gate control over the channel transport is weakened not just by the low density of states in the InGaAs channel but also by the increased separation between the gate and the channel.

When the implant free transistor with the $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$ channel is scaled down to a gate length of 20 nm, the drain current increases by approximately 17% to 2542 $\mu\text{A}/\mu\text{m}$ at 0.7 V supply voltage as illustrated in Fig. 6. However, the drain current delivered at a supply voltage of 1.0 V remains nearly the same as in the 30 nm transistor, 2757 $\mu\text{A}/\mu\text{m}$. This on-current is still 150% larger than the current reported for




Fig. 6. I_D - (V_G-V_T) characteristics of the 20 nm gate length $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$ implant free MOSFET at indicated drain voltages as a function of the difference between applied gate bias and threshold voltage. The classical simulations (Clas.) have not used quantum confinement corrections while simulations with quantum confinement corrections (QC) used the EQP approach. The inset shows the device subthreshold slope.




Fig. 7. I_D - (V_G-V_T) characteristics of the 15 nm gate length $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$ implant free MOSFET at various drain voltages as a function of V_G-V_T . The simulations without and with quantum confinement corrections are shown. The subthreshold swing of the device can be seen in the inset with the drain current on logarithmic scale.

the 20 nm effective gate length Si MOSFET and 83% larger than for the equivalent strained $\langle 100 \rangle$ Si MOSFET [25]. The subthreshold slope is slightly lowered to 161 mV/dec. Finally, further scaling of the implant free MOSFET to 15 nm gate length does not provide more benefit at 0.7 and 1.0 V supply voltages in terms of drive current. As shown in Fig. 7, the drive current delivered by the 15 nm gate length implant free MOSFET stays at 2535 $\mu\text{A}/\mu\text{m}$ at 0.7 V supply voltage and even slightly decreases to 2694 $\mu\text{A}/\mu\text{m}$ at 1.0 V supply voltage (without quantum confinement correction). When compared to the equivalent Si based MOSFETs with implanted source/drain regions, an increase of 135% and 95% is still observed against the 15 nm effective gate length Si and strained $\langle 100 \rangle$ Si MOSFETs, respectively [25]. The subthreshold slope of the 15 nm gate length implant free $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$ transistor lowers to 155 mV/dec. However, if the supply voltage is further dropped to 0.5 V (it should be noted that the drain current at $V_D = 0.5$ V is not shown on Figs. 5, 6, and 7), the 15 nm transistor




Fig. 8. Average electron velocity along the $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$ channel of scaled implant free MOSFETs with indicated gate lengths at $V_G - V_T = 0.5$ V and $V_D = 0.7$ V. The beginning of the gate is depicted by arrows while the end of the gate is always set at zero. The simulations excluding and including the quantum confinement corrections are shown for comparison.

outperforms the 20 and 30 nm counterparts delivering a drive current of $2330 \mu\text{A}/\mu\text{m}$ as compared to a drive current of 2050 and $1090 \mu\text{A}/\mu\text{m}$, respectively.

The quantum confinement corrections incorporated into MC/MOS simulator via the EQP formalism have the most pronounced impact on the $I_D - (V_G - V_T)$ characteristics of the 15 nm gate length device. When quantum corrections are included into MC simulations of the 30 nm gate length implant free MOSFET, their impact on the drain current as a function of $V_G - V_T$ is very small (less than 2%). The impact of quantum confinement corrections is more pronounced at 0.1 V drain voltage decreasing the drain current by approximately 7%. The effect of quantum corrections is also negligible in the 20 nm gate length device. The relatively small impact of the quantum corrections on the 30 and 20 nm gate length transistors is related to the fact that the EQP neither includes electron intersubband transitions nor low-dimensional screening. Finally, quantum confinement corrections start to play a significant role in the 15 nm gate length device. The corresponding drive current drops by nearly 40% at $V_D = 0.1$ V. The drain current as a function of $V_G - V_T$ at high drain voltages of 0.7 and 1.0 V is also affected although the impact on the saturation drain current is less pronounced. The drain current at 0.5 and 0.7 V overdrives delivered by the 15 nm gate length transistor is reduced to 1820 and $2265 \mu\text{A}/\mu\text{m}$, respectively. The failure of the 15 nm gate length implant free MOSFET to improve further its performance can be attributed to the aggressively scaled channel thickness which reduces carrier density due to lifting of the lowest ground state to a relatively high energy when compared to the Fermi energy.

The average electron velocity along the $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$ channel of the implant free transistors with gate lengths of 30, 20, and 15 nm is plotted in Fig. 8 at $V_G - V_T = 0.5$ V. The behavior of the average velocity along the channel indicates that electrons are accelerated immediately after the injection into the channel. When the electrons enter the region under the gate where a very high fringing electric field is present, the electron transport becomes highly nonequilibrium. Their peak velocity of more than

7.6×10^7 cm/s appears close to the drain side of the gate. After that, the electrons start quickly to lose energy due to enhanced phonon scattering and frequent transitions to the upper L and X valleys with larger electron effective masses. Their average velocity quickly drops but remains still relatively large when entering the drain contact. The peak average electron velocity does not change much with device scaling when the quantum corrections are excluded from MC simulations. When the quantum corrections are included, the peak of the average electron velocity decreases from 7.45×10^7 cm/s in the 30 nm gate length transistor to 7.38×10^7 and 7.26×10^7 cm/s in the 20 and 15 nm gate length devices, respectively. The peak velocity reduction by approximately 4% as compared to the simulations excluding quantum confinement corrections indicates that the gate control is less effective due to an increase in the separation between the metal gate and the centroid of the electron density in the InGaAs channel. On the other hand, the injection velocity and the velocity at which electrons enter the drain contact progressively increases with scaling. A clear drop in the average electron velocity in the 15 nm gate length transistor can be observed when electrons enter the region under the gate. This reduction is caused by a very high fringing electric field at the source end of the gate which facilitates electron transfer to the upper valleys. This sudden drop of the electron velocity along the channel of the 15 nm gate length transistor might be one of the factors causing stagnation in its performance when compared to the 20 nm gate length device.

V. CONCLUSION

Using state-of-the-art MC device simulations we have predicted that implant free heterostructure MOSFETs with $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$ channels can deliver a very high drive current at 0.7 V supply voltage. The MC device simulations have been verified by comparing the simulated electron mobility and sheet density against measured data obtained from relevant epitaxial layer structures. Based on the layer structure design used in measurements, the implant free MOSFETs have been scaled to gate lengths of 30, 20, and 15 nm.

The excellent drive current of implant free heterostructure transistors at very low supply voltages makes them excellent candidates for very low-power, high-performance CMOS applications. Furthermore, the drive currents in this low drain bias regime show excellent scalability except in the 15 nm gate length transistor. Assuming that a 0.0 V threshold can be achieved by appropriate choice of the gate workfunction, the 30 nm implant free $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$ MOSFET delivers a drive current of $2174 \mu\text{A}/\mu\text{m}$ at 0.7 V supply voltage, increasing to $2542 \mu\text{A}/\mu\text{m}$ at the 20 nm, but saturating to $2535 \mu\text{A}/\mu\text{m}$ at the 15 nm channel length. However, if the quantum confinement corrections are included into MC simulations, the drive current of the 15 nm transistor drops to $2265 \mu\text{A}/\mu\text{m}$ while the drive currents of the 20 and 30 nm gate length counterparts are not significantly affected.

REFERENCES

- [1] *International Technology Roadmap for Semiconductors 2005 Edition*, 2005 [Online]. Available: <http://public.itrs.net>, SEMATECH

- [2] H. Shang, H. Okorn-Schmidt, J. Ott, P. Kozłowski, S. Steen, E. C. Jones, H.-S. P. Wong, and W. Hanesch, "Electrical characterization of germanium p-channel MOSFETs," *IEEE Electron Device Lett.*, vol. 24, no. 4, pp. 242–244, Apr. 2003.
- [3] M. L. Lee, E. A. Fitzgerald, M. T. Bulsara, M. T. Currie, and A. Lochtefeld, "Strained Si, SiGe, and Ge channels for high-mobility metal-oxide-semiconductor field-effect transistors," *J. Appl. Phys.*, vol. 97, no. 1, pp. 1–27, Jan. 2005, 011101.
- [4] R. Chau, S. Datta, M. Dozcy, B. Doyle, B. Jin, J. Kavalieros, A. Majumdar, M. Metz, and M. Radosavljevic, "Benchmarking nanotechnology for high-performance and low-power logic transistor applications," *IEEE Trans. Nanotechnol.*, vol. 4, no. 2, pp. 153–158, Mar. 2005.
- [5] S. Datta, T. Ashley, J. Brask, L. Buckle, M. Dozcy, M. Emeny, D. Hayes, K. Hilton, R. Jefferies, T. Martin, T. J. Phillips, and R. Chau, "85 nm gate length enhancement and depletion mode InSb quantum well transistors for ultra high speed and very low power digital logic applications," in *IEDM Tech. Dig.*, 2005, pp. 783–786.
- [6] Z. Yu, C. M. Overgaard, R. Droopad, M. Passlack, and J. K. Abrokwhah, "Growth and physical properties of Ga_2O_3 thin films on GaAs(001) substrate by molecular-beam epitaxy," *Appl. Phys. Lett.*, vol. 82, no. 18, pp. 2978–2980, May 2003.
- [7] M. Passlack, J. K. Abrokwhah, R. Droopad, Z. Yu, C. Overgaard, S. I. Yi, M. Hale, J. Sexton, and A. C. Kummel, "Self-aligned GaAs p-channel enhancement mode MOS heterostructure field-effect transistor," *IEEE Electron Device Lett.*, vol. 23, no. 9, pp. 508–510, Sep. 2002.
- [8] M. Passlack, "Methodology for development of high- κ stacked gate dielectrics on III-V semiconductors," in *Materials Fundamentals of Gate Dielectrics*, A. A. Demkov and A. Navrotsky, Eds. Dordrecht, The Netherlands: Springer, 2005, pp. 403–467.
- [9] K. Kalna, L. Yang, and A. Asenov, "Monte Carlo simulations of sub-100 nm InGaAs MOSFETs for digital applications," Proc. ESSDERC 2005 G. Ghibaudo, T. Skotnicki, S. Cristoloveanu, and M. Brillouët, Eds., pp. 169–172.
- [10] K. Kalna, M. Boriçi, L. Yang, and A. Asenov, "Monte Carlo simulations of III-V MOSFETs," *Semicond. Sci. Technol.*, vol. 19, no. 4, pp. S202–S205, Apr. 2004.
- [11] M. V. Fischetti, S. E. Laux, P. M. Solomon, and A. Kumar, "Thirty years of Monte Carlo simulations of electronic transport in semiconductors: Their relevance to science and to mainstream VLSI technology," *J. Comput. Electron.*, vol. 3, no. 3–4, pp. 287–293, Oct. 2004.
- [12] B. Doris, M. Jeong, H. Zhu, Y. Zhang, M. Steen, W. Natzle, S. Callegari, V. Narayanan, J. Cai, S. H. Ku, P. Jamison, Y. Li, Z. Ren, V. Ku, D. Boyd, T. Kanarsky, C. Demic, M. Newport, D. Dobuzinsky, S. Deshpande, J. Petrus, R. Jammy, and W. Haensch, "Device design considerations for ultrathin SOI MOSFETs," in *IEDM Tech. Dig.*, 2003, pp. 631–634.
- [13] K. Rim, K. Chan, L. Shi, D. Boyd, J. Ott, N. Klymko, F. Cardone, L. Tai, S. Koester, M. Cobb, D. Canaperi, B. To, E. Duch, I. Babich, R. Carruthers, P. Saunders, G. Walker, Y. Zhang, M. Steen, and M. Jeong, "Fabrication and mobility characteristics of ultrathin strained Si directly on insulator (SSDOI) MOSFETs," in *IEDM Tech. Dig.*, 2003, pp. 49–52.
- [14] M. Moško and K. Kalna, "Carrier capture into a GaAs quantum well with a separate confinement region: Comment on quantum and classical aspects," *Semicond. Sci. Technol.*, vol. 14, no. 9, pp. 790–796, Sep. 1999.
- [15] M. Passlack, O. Hartin, M. Ray, and N. Medendorp, "Enhancement mode metal-oxide-semiconductor field effect transistor," U.S. Patent 6963090, Nov. 8, 2005.
- [16] M. Passlack, K. Rajagopalan, J. Abrokwhah, and R. Droopad, "Implant-free, high mobility flatband MOSFET: Principles of operation," *IEEE Trans. Electron. Dev.*, vol. 53, no. 10, pp. 2454–2459, Oct. 2006.
- [17] K. Kalna, S. Roy, A. Asenov, K. Elgaid, and I. Thayne, "Scaling of pseudomorphic high electron mobility transistors to decanano dimensions," *Solid-State Electron.*, vol. 46, no. 5, pp. 631–638, May 2002.
- [18] D. A. J. Moran, K. Kalna, E. Boyd, F. McEwan, H. McLelland, L. L. Zhuang, C. R. Stanley, A. Asenov, and I. Thayne, "Self-aligned 0.12 μm T-gate $\text{In}_{.53}\text{Ga}_{.47}\text{As}/\text{In}_{.52}\text{Al}_{.48}\text{As}$ HEMT technology utilising a non-annealed ohmic contact strategy," in *Proc. ESSDERC 2003*, J. Franca and P. Freitas, Eds., Estoril, Portugal, 2003, pp. 315–318.
- [19] K. Kalna, K. Elgaid, I. Thayne, and A. Asenov, "Modelling of InP HEMTs with high Indium content channels," in *Proc. 17th Indium Phosphite and Related Materials Conf.*, A. Marsh and I. Thayne, Eds., 2005, pp. 61–65.
- [20] D. K. Ferry, "Effective potentials and the onset of quantization in ultrasmall MOSFETs," *Superlatt. Microstruct.*, vol. 28, no. 5–6, pp. 419–423, Nov. 2000.
- [21] I. Knezevic, D. Z. Vasileska, and D. K. Ferry, "Impact of strong quantum confinement on the performance of a highly asymmetric device structure: Monte Carlo particle-based simulation of a focused-ion-beam MOSFET," *IEEE Trans. Electron Devices*, vol. 49, no. 6, pp. 1019–1026, Jun. 2002.
- [22] B. J. O'Sullivan, V. S. Kaushik, L.-Å. Ragnarsson, B. Onsia, N. Van Hoornick, E. Rohr, S. DeGendt, and M. Heyns, "Device performance of transistors with high- κ dielectrics using cross-wafer-scaled interface-layer thickness," *IEEE Electron Device Lett.*, vol. 27, no. 7, pp. 546–548, Jul. 2006.
- [23] M. Passlack, "Development methodology for high-k gate dielectrics on III-V semiconductors: $\text{Gd}_x\text{Ga}_{0.4-x}\text{O}_{0.6}/\text{Ga}_2\text{O}_3$ dielectric stacks on GaAs," *J. Vac. Sci. Technol. B*, vol. 23, no. 4, pp. 1773–1781, 2005.
- [24] H. Rucker, E. Molinari, and P. Lugli, "Microscopic calculation of the electron-phonon interaction in quantum wells," *Phys. Rev B*, vol. 45, no. 12, pp. 6747–6756, Mar. 1992.
- [25] F. M. Bufler and W. Fichtner, "Scaling of strained-Si n-MOSFETs into the ballistic regime and associated anisotropic effects," *IEEE Trans. Electron Devices*, vol. 50, no. 2, pp. 278–284, Feb. 2003.
- [26] D. J. Frank, R. H. Dennard, E. Novak, P. M. Solomon, Y. Taur, and H.-S. P. Wong, "Device scaling limits of Si MOSFETs and their application dependencies," *Proc. IEEE*, vol. 89, no. 3, pp. 259–287, Mar. 2001.
- [27] P. M. Solomon and S. E. Laux, "The ballistic FET: Design, capacitance and speed limit," in *IEDM Tech. Dig.*, 2001, pp. 95–98.



Karol Kalna received the M.Sc. degree in solid state physics and the Ph.D. degree in condensed matter physics from Comenius University, Bratislava, Slovakia, in 1990 and 1998, respectively. His M.Sc. thesis resolves the inclusion of a correction term to Boltzmann transport equation for submicron semiconductor devices, and his Ph.D. thesis deals with the electron and hole capture times in semiconductor lasers based on quantum wells.

In 1994 he joined the Institute of Electrical Engineering, Bratislava, as a Research Scientist. He was a Visiting Postgraduate Student in the Department of Physics, UIA University of Antwerp, Belgium, in 1994 and 1997. In 1999 he received a grant from Royal Society to work on quantum cascade lasers at University of Wales, Bangor, U.K. Since 1999 he is a Postdoctoral Researcher in the Device Modelling Group, Department of Electronics and Electrical Engineering, University of Glasgow, Glasgow, U.K. He has worked on scaling of HEMTs into sub-100 nm dimensions performing dc and RF analysis using Monte Carlo device simulations. His current research interests are focused on Monte Carlo device simulations of sub-100 nm MOSFETs with a high-mobility material channel including III-V semiconductors.

Dr. Kalna has been awarded a 2006 EPSRC Advanced Research Fellowship to carry out the modelling of ultrathin body transistors.



James A. Wilson received the B.Sc. and Ph.D. degrees at the H. H. Wills Physics Laboratory, University of Bristol, U.K., in 1995 and 1999, respectively. His Ph.D. research was on transmission electron microscopy of mechanically alloyed aerospace materials and was performed in collaboration with DRA at Farnborough, U.K.

Since 1999 he has been working as a Postdoctoral Researcher in the solid state physics group at the University of Glasgow, Glasgow, U.K. Between 1999 and 2002 he worked in conjunction with Corus and Vanitec on the characterization of precipitates in thin slab cast steels by analytical transmission electron microscopy. In 2003 he extended his research interests to include low temperature transport measurements, working initially on materials for pseudomorphic high electron mobility transistors (pHEMTs). His current work involves electron transport and capacitance-voltage characterization of III-V MOSFET materials.



David A. J. Moran attained the degree in physics with honors and the Ph.D. degree specializing in short gate length III-V HEMT technology, predominantly working with GaAs and InP material systems at the University of Glasgow, Glasgow, U.K. At present, he is working toward a Postdoctoral degree at the University of Glasgow looking into the development of III-V MOSFET technology for digital applications.

Beyond this, his research interests include III-V HEMT and wide bandgap device technology for high-frequency applications.



Richard J. W. Hill received the M.Eng. degree in electronic and electrical engineering in 2000 from the University of Glasgow, Glasgow, U.K. His master's thesis investigated leakage currents in organic transistors. Since 2002 he has been working toward the Ph.D. degree at the University of Glasgow, and recently submitted his thesis entitled "Fabrication module development for the realisation of III-V MOSFET devices."

After graduating, he worked for two years for Agilent Technologies involved with the development and manufacture of 10 Gb fixed-line network testers.



Andrew R. Long received the M.A. and Ph.D. degrees from the University of Cambridge Cambridge, U.K., in 1971.

After three years as a Research Fellow in Cambridge, he moved to the Department of Physics and Astronomy at the University of Glasgow, Glasgow, U.K., in 1974. He was appointed a Professor of Physics in 2001 and is currently Head of Department. After early research work in superconducting tunnelling and in amorphous semiconductors, studying primarily frequency dependent loss processes, he

joined the Nanoelectronics Research Centre in 1988 to work on semiconductor nanostructures and nanodevices. During the last few years he has studied a number of materials problems in high-mobility heterostructure physics and worked extensively on lateral surface superlattices.



Ravi Droopad (M'90-SM'06) received the B.Sc. degree in electronic engineering from the University of Birmingham, U.K., in 1982 and the Ph.D. degree in physics from Imperial College of Science, Technology and Medicine, London, U.K., in 1989.

He has been with Motorola Labs since 1995 and is currently a Distinguished Member of Technical Staff at Freescale Semiconductor, Inc., Tempe, AZ. His current research interests include the use of molecular beam epitaxy to develop novel materials for device applications including high- κ dielectrics for

future CMOS devices and gate dielectrics for compound semiconductor-based MOSFET applications.



Matthias Passlack (M'93-SM'97) received the Dipl.-Ing. (M.S.) and Dr.-Ing. (Ph.D.) degrees, both in electrical engineering, from the Technische Universität Dresden, Dresden, Germany, in 1984 and 1988, respectively.

In 1989, he joined the Department of Physics at the Technische Universität Dresden as an assistant professor working on the physics and circuit applications of resonant tunneling devices. He joined AT&T Bell Laboratories in Murray Hill, NJ, as a Research Scientist in 1993. At Bell Laboratories, he pioneered a

groundbreaking approach towards low defect density oxide/GaAs interfaces and contributed to materials, fabrication, and development of 980 nm high power pump laser. In 1995, he joined Motorola's Corporate Research Laboratories in Phoenix, AZ. Over the last ten years, he has led various R&D efforts at Motorola and Freescale Semiconductor in the field of III-V MOS physics, materials, processes, characterization, and devices. He is a Distinguished Member of Technical Staff and responsible for GaAs MOSFET development in Freescale Semiconductor's Microwave and Mixed Signal Technology Laboratory.



Iain G. Thayne received the B.Sc. degree in physics and electronic engineering and the Ph.D. degree from the University of Glasgow, Glasgow, U.K. in 1986 and 1993, respectively.

From 1986 to 1988 he was a Research Scientist at Philips Research Labs, Redhill, Surrey, working on low noise microwave HEMTs. From 1988 to 1995, Thayne was a Research Assistant in the Nanoelectronics Research Centre at the University of Glasgow working on sub-100 nm III-V HEMTs. He spent two years from 1993 to 1995 as an SERC Research

Fellow working on cryogenic detection electronics for high-sensitivity LDS experiments. During this time, he also worked on high-speed semiconductor lasers which led to the realization of the world's fastest solid-state mode locked laser. He was hired for the Faculty of the Department of Electronics and Electrical Engineering at the University of Glasgow in 1995, and appointed Professor of Ultrafast Systems in 2003. During his 20-year research career, he has published some 190 journal and conference papers to date in the areas of high-speed transistor technology, MMIC realization, and planar antennas. His current research interests are in compound semiconductor MOSFETs for digital and RF/mixed signal applications and short gate length HEMTs and MMICs for mm-wave imaging and ultralow power distributed sensor network applications.



Asen Asenov (M'96) received the M.Sc. degree in solid-state physics from Sofia University, Sofia, Bulgaria in 1979 and the Ph.D. degree in physics from the Bulgarian Academy of Science, Sofia, in 1989.

He had ten years of industrial experience as a head of the Process and Device Modelling Group in IME-Sofia, developing one of the first integrated process and device CMOS simulators IMPEDANCE. In 1989-1991 he was a visiting professor at the Physics Department of TU Munich. He joined the Department of Electronics and Electrical Engineering at the University of Glasgow in 1991 and served as a Head of Department in 1999-2003. As a Professor of Device Modelling, Leader of the Glasgow Device Modelling Group, and Academic Director of the Glasgow Process and Device Simulation Centre, he coordinates the development of 2-D and 3-D quantum mechanical, Monte Carlo, and classical device simulators and their application in the design of advanced and novel CMOS devices. He has pioneered the simulations and the study of various sources of intrinsic parameter fluctuations in decanano and nano CMOS devices including random dopants, interface roughness, and line edge roughness. He has over 330 publications in semiconductor device physics on process and device modelling and simulation. He is an expert on atomistic effects in ultrasmall devices and impact of variations on circuits and systems including more than 15 papers in the IEEE TRANSACTIONS ON ELECTRON DEVICES in the last five years. He has also given more than 65 invited talks at prestigious international conferences and meetings in Europe, United States, and Japan.

Prof. Asenov is a fellow of the Royal Academy of Scotland and a member of the IEEE EDS TCAD Committee. He is currently a member of the program committees for IEDM, ESSDERC, IWCE, HCIS, and IEEE Nano Conf, and SNW2006.

Prof. Asenov is a fellow of the Royal Academy of Scotland and a member of the IEEE EDS TCAD Committee. He is currently a member of the program committees for IEDM, ESSDERC, IWCE, HCIS, and IEEE Nano Conf, and SNW2006.