38 research outputs found
On-chip interconnect schemes for reconfigurable system-on-chip
On-chip communication architectures can have a great influence on the speed and area of System-on-Chip designs, and this influence is expected to be even more pronounced on reconfigurable System-on-Chip (rSoC) designs. To date, little research has been conducted on the performance implications of different on-chip communication architectures for rSoC designs. This paper motivates the need for such research and analyses current and proposed interconnect technologies for rSoC design. The paper also describes work in progress on implementation of a simple serial bus and a packet-switched network, as well as a methodology for quantitatively evaluating the performance of these interconnection structures in comparison to conventional buses
Network Interface Design for Network-on-Chip
In the culture of globalized integrated circuit (IC, a.k.a chip) production, the use of Intellectual Property (IP) cores, computer aided design tools (CAD) and testing services from un-trusted vendors are prevalent to reduce the time to market. Unfortunately, the globalized business model potentially creates opportunities for hardware tampering and modification from adversary, and this tampering is known as hardware Trojan (HT). Network-on-chip (NoC) has emerged as an efficient on-chip communication infrastructure. In this work, the security aspects of NoC network interface (NI), one of the most critical components in NoC will be investigated and presented. Particularly, the NI design, hardware attack models and countermeasures for NI in a NoC system are explored.
An OCP compatible NI is implemented in an IBM0.18ìm CMOS technology. The synthesis results are presented and compared with existing literature. Second, comprehensive hardware attack models targeted for NI are presented from system level to circuit level. The impact of hardware Trojans on NoC functionality and performance are evaluated. Finally, a countermeasure method is proposed to address the hardware attacks in NIs
NoC Prototyping on FPGAs: Component Design, Architecture Implementation and Comparison
Continuing improvements in integrated circuit technology over the past few decades enables increasingly large and complex Systems-on-Chip. Due to the large number of components used, the traditional bus-based interconnect scheme becomes cumbersome and restrictive. Hence, the Network-on-Chip interconnect paradigm becomes appealing due to its many advantages such as scalability and superior performance. Much research remains to be done exploring NoC architectures using real world benchmarks. In this thesis we describe the design space exploration of two major NoC components; a flexible adapter based on the Altera Avalon standard and a parameterizable wormhole router. Two well known NoC architectures, torus and ring, were synthesized for Altera FPGAs using these NoC components. The architectures were compared on the basis of packet latency, area and throughput, using a benchmark application. Simulation results show that the ring architecture gives superior area versus performance tradeoffs for the benchmark used
Experimental Comparison of Store-and-Forward and Wormhole NoC Routers for FPGA\u27s
Network on Chip (NoC) is an interconnection paradigm which is scalable and efficient for connecting increasing number of components on Field Programmable Systems on Chip (FPSOC). The router is a key component in NoC that impacts area performance, power consumption, etc. In this thesis we evaluate and compare two different router designs using real world benchmark. The first router uses Store-And-Forward strategy (SAF) and XY routing algorithm and the second router uses Wormhole (WH) as forwarding strategy and source routing algorithm. These routers were used to implement 4x4 mesh NoCs. A multi processor system benchmark obtained from Altera was implemented in each NoC. This enabled us to evaluate and compare the routers using the real world benchmark design. The evaluation metrics used were area, throughput, power consumption and maximum clock frequency. Experiment results show that the SAF router is superior to the WH Router
Master of Science
thesisThis thesis designs, implements, and evaluates modular Open Core Protocol (OCP) interfaces for Intellectual Property (IP) cores and Network-on-Chip (NoC) that re- duces System-On-Chip (SoC) design time and enables research on di erent architectural sequencing control methods. To utilize the NoCs design time optimization feature at the boundaries, a standardized industry socket was required, which can address the SoC shorter time-to-market requirements, design issues, and also the subsequent reuse of developed IP cores. OCP is an open industry standard socket interface speci cation used in this research to enable the IP cores reusability across multiple SoC designs. This research work designs and implements clocked OCP interfaces between IP cores and On-Chip Network Fabric (NoC), in single- and multi- frequency clocked domains. The NoC interfaces between IP cores and on-chip network fabric are implemented using the standard network interface structure. It consists of back-end and front-end submodules corresponding to customized interfaces to IP cores or network fabric and OCP Master and Slave entities, respectively. A generic domain interface (DI) protocol is designed which acts as the bridge between back-end and front-end submodules for synchronization and data ow control. Clocked OCP interfaces are synthesized, placed and routed using IBM's 65nm process technology. The implemented designs are veri ed for OCP compliance using SOLV (Sonics OCP Library for Veri cation). Finally, this thesis reports the performance metrics such as design target frequency of operation, latency, area, energy per transaction, and maximum bandwidth across network on-chip for single- and multifrequency clocked designs
Experimental Evaluation of an NoC Synthesis Tool
Rapid growth in the number of IP cores in SoCs resulted in the need for effective and scalable interconnect scheme for system components - Network-on-Chip (NoC). Design and implementation of an NoC from scratch is very time consuming and limits the NoC design space that can be explored. In this thesis we evaluate and compare NoC synthesis tool CONNECT with manually generated NoC design using Altera Quartus II. Three sizes of ring, mesh and torus NoC topologies are used for evaluation based on two metrics: logic resource utilization and maximum clock frequency. For larger NoC sizes manual design provides up to 85% reduction in area utilization. With respect to maximum clock frequency, CONNECT provides superior results for all NoC sizes, providing up to 80% higher clock frequency. These results provide an insight into the area versus frequency tradeoffs when using the CONNECT NoC synthesis tool
Communication centric platforms for future high data intensive applications
The notion of platform based design is considered as a viable solution to boost the
design productivity by favouring reuse design methodology. With the scaling down of
device feature size and scaling up of design complexity, throughput limitations, signal
integrity and signal latency are becoming a bottleneck in future communication centric
System-on-Chip (SoC) design. This has given birth to communication centric platform
based designs.
Development of heterogeneous multi-core architectures has caused the on-chip
communication medium tailored for a specific application domain to deal with multidomain
traffic patterns. This makes the current application specific communication centric
platforms unsuitable for future SoC architectures.
The work presented in this thesis, endeavours to explore the current
communication media to establish the expectations from future on-chip interconnects. A
novel communication centric platform based design flow is proposed, which consists of
four communication centric platforms that are based on shared global bus, hierarchical
bus, crossbars and a novel hybrid communication medium. Developed with a smart
platform controller, the platforms support Open Core Protocol (OCP) socket standard,
allowing cores to integrate in a plug and play fashion without the need to reprogram the
pre-verified platforms. This drastically reduces the design time of SoC architectures. Each
communication centric platform has different throughput, area and power characteristics,
thus, depending on the design constraints, processing cores can be integrated to the most
appropriate communication platform to realise the desired SoC architecture.
A novel hybrid communication medium is also developed in this thesis, which
combines the advantages of two different types of communication media in a single SoC
architecture. The hybrid communication medium consists of crossbar matrix and shared
bus medium . Simulation results and implementation of WiMAX receiver as a real-life
example shows a 65% increase in data throughput than shared bus based communication
medium, 13% decrease in area and 11% decrease in power than crossbar based
communication medium.
In order to automate the generation of SoC architectures with optimised
communication architectures, a tool called SOCCAD (SoC Communication architecture
development) is developed. Components needed for the realisation of the given application
can be selected from the tool’s in-built library. Offering an optimised communication
centric placement, the tool generates the complete SystemC code for the system with
different interconnect architectures, along with its power and area characteristics. The
generated SystemC code can be used for quick simulation and coupled with efficient test
benches can be used for quick verification.
Network-on-Chip (NoC) is considered as a solution to the communication
bottleneck in future SoC architectures with data throughput requirements of over 10GB/s.
It aims to provide low power, efficient link utilisation, reduced data contention and
reduced area on silicon. Current on-chip networks, developed with fixed architectural
parameters, do not utilise the available resources efficiently. To increase this efficiency, a
novel dynamically reconfigurable NoC (drNoC) is developed in this thesis. The proposed
drNoC reconfigures itself in terms of switching, routing and packet size with the changing
communication requirements of the system at run time, thus utilising the maximum
available channel bandwidth. In order to increase the applicability of drNoC, the network
interface is designed to support OCP socket standard. This makes drNoC a highly reuseable
communication framework, qualifying it as a communication centric platform for
high data intensive SoC architectures. Simulation results show a 32% increase in data
throughput and 22-35% decrease in network delay when compared with a traditional NoC
with fixed parameters