45 research outputs found
Numerical simulation of advanced CMOS and beyond CMOS devices
Co-supervisore: Marco PalaopenLo scaling dei dispositivi elettronici e l'introduzione di nuove opzioni tecnologiche per l'aumento delle prestazioni richiede un costante supporto dal punto di vista della simulazione numerica. Questa tesi si inquadra in tale ambito ed in particolare si prefigge lo scopo di sviluppare due tool software completi basati su tecniche avanzate al fine di predire le prestazioni di dipositivi nano-elettronici progettati per i futuri nodi tecnologiciDottorato di ricerca in Ingegneria industriale e dell'informazioneembargoed_20131103Conzatti, Francesc
Recommended from our members
Quantum corrected full-band semiclassical Monte Carlo simulation research of charge transport in Si, stressed-Si, and SiGe MOSFETs
This Ph.D. research is centered around a full-band Monte Carlo device simulator
(âMonte Carlo at the University of Texasâ, MCUT) with quantum corrections
(based on one-dimensional Schrödinger equation solver). The code itself was
based on a solid infrastructure of a Monte Carlo simulator, âMoCaâ from the
University of Illinois at Urbana-Champaign. To that there were added new
methods and features during my Ph.D. program, including strained band
structures, alternative (to conventional 100 ) surface orientations, full-band
scattering mechanisms, and valley-dependent quantum correction. These
features enable âMCUTâ to be used to model various strained and/or alloyed
silicon MOSFETs, as well as the MOSFETs composed of alternative materials
such as Ge, in sub-100 nm regime. Monte Carlo simulation, itself, handles short
channel effects and hot carriers in ultra small device well; full-band structure
replaces the inaccurate and unknown (for new/strained materials) analytical
formulae; and the quantum corrections approximate quantum-confinement effects
on device performance. The goal is to understand and predict the device
behavior of the so called ânon-classicalâ CMOS â beyond bulk Si based
CMOS â in the sub-100 nm regime.Electrical and Computer Engineerin
Impact of the technology boosters on the MOSFET performance
The understanding of the charge transport in nano-scale CMOS device is a very challenging issue that requires a physics-based modelling approach. I use a Multi Subband Monte Carlo simulation framework to assess the effects of some of the mostly used techniques to overcome the performances of the conventional ultra-scaled MOSFET
Simulation and Modeling of Novel Electronic Device Architectures with NESS (Nano-Electronic Simulation Software): A Modular Nano TCAD Simulation Framework
The modeling of nano-electronic devices is a cost-effective approach for optimizing the
semiconductor device performance and for guiding the fabrication technology. In this paper, we
present the capabilities of the new flexible multi-scale nano TCAD simulation software called NanoElectronic Simulation Software (NESS). NESS is designed to study the charge transport in contemporary and novel ultra-scaled semiconductor devices. In order to simulate the charge transport in
such ultra-scaled devices with complex architectures and design, we have developed numerous
simulation modules based on various simulation approaches. Currently, NESS contains a driftdiffusion, KuboâGreenwood, and non-equilibrium Greenâs function (NEGF) modules. All modules
are numerical solvers which are implemented in the C++ programming language, and all of them
are linked and solved self-consistently with the Poisson equation. Here, we have deployed some of
those modules to showcase the capabilities of NESS to simulate advanced nano-scale semiconductor
devices. The devices simulated in this paper are chosen to represent the current state-of-the-art and
future technologies where quantum mechanical effects play an important role. Our examples include
ultra-scaled nanowire transistors, tunnel transistors, resonant tunneling diodes, and negative capacitance transistors. Our results show that NESS is a robust, fast, and reliable simulation platform which
can accurately predict and describe the underlying physics in novel ultra-scaled electronic devices.European Union Horizon 2020 - 688101 SUPERAID7EPSRC UKRI Innovation Fellowship - EP/S001131/1 (QSEE), No.
EP/P009972/1 (QUANTDEVMOD)H2020-FETOPEN-2019 s-
No.862539-Electromed-FET OPEN.No. EP/S000259/1(Variability PDK for design based research on FPGA/neuro computing
A review of selected topics in physics based modeling for tunnel field-effect transistors
The research field on tunnel-FETs (TFETs) has been rapidly developing in the last ten years, driven by the quest for a new electronic switch operating at a supply voltage well below 1 V and thus delivering substantial improvements in the energy efficiency of integrated circuits. This paper reviews several aspects related to physics based modeling in TFETs, and shows how the description of these transistors implies a remarkable innovation and poses new challenges compared to conventional MOSFETs. A hierarchy of numerical models exist for TFETs covering a wide range of predictive capabilities and computational complexities. We start by reviewing seminal contributions on direct and indirect band-to-band tunneling (BTBT) modeling in semiconductors, from which most TCAD models have been actually derived. Then we move to the features and limitations of TCAD models themselves and to the discussion of what we define non-self-consistent quantum models, where BTBT is computed with rigorous quantum-mechanical models starting from frozen potential profiles and closed-boundary Schr\uf6dinger equation problems. We will then address models that solve the open-boundary Schr\uf6dinger equation problem, based either on the non-equilibrium Green's function NEGF or on the quantum-transmitting-boundary formalism, and show how the computational burden of these models may vary in a wide range depending on the Hamiltonian employed in the calculations. A specific section is devoted to TFETs based on 2D crystals and van der Waals hetero-structures. The main goal of this paper is to provide the reader with an introduction to the most important physics based models for TFETs, and with a possible guidance to the wide and rapidly developing literature in this exciting research field
Modelling and simulation study of NMOS Si nanowire transistors
Nanowire transistors (NWTs) represent a potential alternative to Silicon FinFET technology in the 5nm CMOS technology generation and beyond. Their gate length can be scaled beyond the limitations of FinFET gate length scaling to maintain superior off-state leakage current and performance thanks to better electrostatic control through the semiconductor nanowire channels by gate-all-around (GAA) architecture. Furthermore, it is possible to stack nanowires to enhance the drive current per footprint. Based on these considerations, vertically-stacked lateral NWTs have been included in the latest edition of the International Technology Roadmap for Semiconductors (ITRS) to allow for further performance enhancement and gate pitch scaling, which are key criteria of merit for the new CMOS technology generation. However, electrostatic confinement and the transport behaviour in these devices are more complex, especially in or beyond the 5nm CMOS technology generation.
At the heart of this thesis is the model-based research of aggressively-scaled NWTs suitable for implementation in or beyond the 5nm CMOS technology generation, including their physical and operational limitations and intrinsic parameter fluctuations. The Ensemble Monte Carlo approach with Poisson-Schrödinger (PS) quantum corrections was adopted for the purpose of predictive performance evaluation of NWTs. The ratio of the major to the minor ellipsoidal cross-section axis (cross-sectional aspect ratio - AR) has been identified as a significant contributing factor in device performance. Until now, semiconductor industry players have carried out experimental research on NWTs with two different cross-sections: circular cylinder (or elliptical) NWTs and nanosheet (or nanoslab) NWTs. Each version has its own benefits and drawbacks; however, the key difference between these two versions is the cross-sectional AR. Several critical design questions, including the optimal NWT cross-sectional aspect ratio, remain unanswered. To answer these questions, the AR of a GAA NWT has been investigated in detail in this research maintaining the cross-sectional area constant. Signatures of isotropic charge distributions within Si NWTs were observed, exhibiting the same attributes as the golden ratio (Phi), the significance of which is well-known in the fields of art and architecture.
To address the gap in the existing literature, which largely explores NWT scaling using single-channel simulation, thorough simulations of multiple channels vertically-stacked NWTs have been carried out with different cross-sectional shapes and channel lengths. Contact resistance, non-equilibrium transport and quantum confinement effects have been taken into account during the simulations in order to realistically access performance and scalability.
Finally, the individual and combined effects of key statistical variability (SV) sources on threshold voltage (VT), subthreshold slope (SS), ON-current (Ion) and drain-induced barrier lowering (DIBL) have been simulated and discussed. The results indicate that the variability of NWTs is impacted by device architecture and dimensions, with a significant reduction in SV found in NWTs with optimal aspect ratios. Furthermore, a reduction in the variability of the threshold voltage has been observed in vertically-stacked NWTs due to the cancelling-out of variability in double and triple lateral channel NWTs
Silicon- and Graphene-based FETs for THz technology
[EN] This Thesis focuses on the study of the response to Terahertz (THz) electromagnetic
radiation of different silicon substrate-compatible FETs. Strained-Si MODFETs, state-of-
the-art FinFETs and graphene-FETs were studied.
The first part of this thesis is devoted to present the results of an experimental and
theoretical study of strained-Si MODFETs. These transistors are built by epitaxy of
relaxed-SiGe on a conventional Si wafer to permit the fabrication of a strained-Si electron
channel to obtain a high-mobility electron gas. Room temperature detection under
excitation of 0.15 and 0.3 THz as well as sensitivity to the polarization of incoming
radiations were demonstrated. A two-dimensional hydrodynamic-model was developed to
conduct TCAD simulations to understand and predict the response of the transistors. Both
experimental data and TCAD results were in good agreement demonstrating both the
potential of TCAD as a tool for the design of future new THz devices and the excellent
performance of strained-Si MODFETs as THz detectors (75 V/W and 0.06 nW/Hz0.5).
The second part of the Thesis reports on an experimental study on the THz behavior of
modern silicon FinFETs at room temperature. Silicon FinFETs were characterized in the
frequency range 0.14-0.44 THz. The results obtained in this study show the potential of
these devices as THz detectors in terms of their excellent Responsivity and NEP figures
(0.66 kV/W and 0.05 nW/Hz0.5).
Finally, a large part of the Thesis is devoted to the fabrication and characterization of
Graphene-based FETs. A novel transfer technique and an in-house-developed setup were
implemented in the Nanotechnology Clean Room of the USAL and described in detail in
this Thesis. The newly developed transfer technique enables to encapsulate a graphene
layer between two flakes of h-BN. Raman measurements confirmed the quality of the
fabricated graphene heterostructures and, thus, the excellent properties of encapsulated
graphene. The asymmetric dual grating gate graphene FET (ADGG-GFET) concept was
introduced as an efficient way to improve the graphene response to THz radiation. High
quality ADGG-GFETs were fabricated and characterized under THz radiation. DC
measurements confirmed the high quality of graphene heterostructures as it was shown
on Raman measurements. A clear THz detection was found for both 0.15 THz and 0.3
THz at 4K when the device was voltage biased either using the back or the top gate of the
G-FET. Room temperature THz detection was demonstrated at 0.3 THz using the
ADGG-GFET. The device shows a Responsivity and NEP around 2.2 mA/W and 0.04
nW/Hz0.5 respectively at respectively at 4K.
It was demonstrated the practical use of the studied devices for inspection of hidden
objects by using the in-house developed THz imaging system
Miniaturized Transistors, Volume II
In this book, we aim to address the ever-advancing progress in microelectronic device scaling. Complementary Metal-Oxide-Semiconductor (CMOS) devices continue to endure miniaturization, irrespective of the seeming physical limitations, helped by advancing fabrication techniques. We observe that miniaturization does not always refer to the latest technology node for digital transistors. Rather, by applying novel materials and device geometries, a significant reduction in the size of microelectronic devices for a broad set of applications can be achieved. The achievements made in the scaling of devices for applications beyond digital logic (e.g., high power, optoelectronics, and sensors) are taking the forefront in microelectronic miniaturization. Furthermore, all these achievements are assisted by improvements in the simulation and modeling of the involved materials and device structures. In particular, process and device technology computer-aided design (TCAD) has become indispensable in the design cycle of novel devices and technologies. It is our sincere hope that the results provided in this Special Issue prove useful to scientists and engineers who find themselves at the forefront of this rapidly evolving and broadening field. Now, more than ever, it is essential to look for solutions to find the next disrupting technologies which will allow for transistor miniaturization well beyond siliconâs physical limits and the current state-of-the-art. This requires a broad attack, including studies of novel and innovative designs as well as emerging materials which are becoming more application-specific than ever before
Nano-scale TG-FinFET: Simulation and Analysis
Transistor has been designed and fabricated in the same way since its invention more than four decades ago enabling exponential shrinking in the channel length. However, hitting fundamental limits imposed the need for introducing disruptive technology to take over. FinFET - 3-D transistor - has been emerged as the first successor to MOSFET to continue the technology scaling roadmap. In this thesis, scaling of nano-meter FinFET has been investigated on both the device and circuit levels. The studies, primarily, consider FinFET in its tri-gate (TG) structure. On the device level, first, the main TCAD models used in simulating electron transport are benchmarked against the most accurate results on the semi-classical level using Monte Carlo techniques. Different models and modifications are investigated in a trial to extend one of the conventional models to the nano-scale simulations. Second, a numerical study for scaling TG-FinFET according to the most recent International Technology Roadmap of Semiconductors is carried out by means of quantum corrected 3-D Monte Carlo simulations in the ballistic and quasi-ballistic regimes, to assess its ultimate performance and scaling behavior for the next generations. Ballisticity ratio (BR) is extracted and discussed over different channel lengths. The electron velocity along the channel is analyzed showing the physical significance of the off-equilibrium transport with scaling the channel length. On the circuit level, first, the impact of FinFET scaling on basic circuit blocks is investigated based on the PTM models. 256-bit (6T) SRAM is evaluated for channel lengths of 20nm down to 7nm showing the scaling trends of basic performance metrics. In addition, the impact of VT variations on the delay, power, and stability is reported considering die-to-die variations. Second, we move to another peer-technology which is 28nm FD-SOI as a comparative study, keeping the SRAM cell as the test block, more advanced study is carried out considering the cellĂąâŹËs stability and the evolution from dynamic to static metrics
Nano-electronic Simulation Software (NESS): a flexible nano-device simulation platform
The aim of this paper is to present a flexible and open-source multi-scale simulation software which has been developed by the Device Modelling Group at the University of Glasgow to study the charge transport in contemporary ultra-scaled Nano-CMOS devices. The name of this new simulation environment is Nano-electronic Simulation Software (NESS). Overall NESS is designed to be flexible, easy to use and extendable. Its main two modules are the structure generator and the numerical solvers module. The structure generator creates the geometry of the devices, defines the materials in each region of the simulation domain and includes eventually sources of statistical variability. The charge transport models and corresponding equations are implemented within the numerical solvers module and solved self-consistently with Poisson equation. Currently, NESS contains a driftâdiffusion, KuboâGreenwood, and non-equilibrium Greenâs function (NEGF) solvers. The NEGF solver is the most important transport solver in the current version of NESS. Therefore, this paper is primarily focused on the description of the NEGF methodology and theory. It also provides comparison with the rest of the transport solvers implemented in NESS. The NEGF module in NESS can solve transport problems in the ballistic limit or including electronâphonon scattering. It also contains the Flietner model to compute the band-to-band tunneling current in heterostructures with a direct band gap. Both the structure generator and solvers are linked in NESS to supporting modules such as effective mass extractor and materials database. Simulation results are outputted in text or vtk format in order to be easily visualized and analyzed using 2D and 3D plots. The ultimate goal is for NESS to become open-source, flexible and easy to use TCAD simulation environment which can be used by researchers in both academia and industry and will facilitate collaborative software development