16 research outputs found
A Triple-Mode Performance-Optimized Reconfigurable Incremental ADC for Smart Sensor Applications
This paper proposes a triple-mode discrete-time incremental analog-to-digital converter (IADC) employing successive approximation register (SAR)-based zooming and extended counting (EC) schemes to achieve programmable trade-off capability of resolution and power consumption in various smart sensor applications. It mainly consists of an incremental delta???sigma modulator and the proposed SAR-EC sub-ADC for alternate operation of the coarse SAR conversion and EC. They can be reconfigured to operate separately depending on the application requirements. The SAR-based zooming structure allows the IADC to have better linearity and resolution, and additional activation of the EC function gives the further resolution. During this reconfigurable conversion process, pipelined reusing operation of sub-blocks reduces the silicon area and the number of cycles for target resolutions. A prototype ADC is fabricated in a 180-nm CMOS process, and its triple-mode operation of high-resolution, medium-resolution, and low-power is experimentally verified to achieve 116.1-, 109.4-, and 73.3-dB dynamic ranges, consuming 1.60, 1.26, and 0.39 mW, respectively
Successive-approximation-register based quantizer design for high-speed delta-sigma modulators
High-speed delta-sigma modulators are in high demand for applications such as wire-line and wireless communications, medical imaging, RF receivers and high-definition video processing. A high-speed delta-sigma modulator requires that all components of the delta-sigma loop operate at the desired high frequency. For this reason, it is essential that the quantizer used in the delta-sigma loop operate at a high sampling frequency. This thesis focuses on the design of high-speed time-interleaved multi-bit successive-approximation-register (SAR) quantizers. Design techniques for high-speed medium-resolution SAR analog-to-digital converters (ADCs) using synchronous SAR logic are proposed.
Four-bit and 8-bit 5 GS/s SAR ADCs have been implemented in 65 nm CMOS using 8-channel and 16-channel time-interleaving respectively. The 4-bit SAR ADC achieves SNR of 24.3 dB, figure-of-merit (FoM) of 638 fJ/conversion-step and 42.6 mW power consumption, while the 8-bit SAR ADC achieves SNR of 41.5 dB, FoM of 191 fJ/conversion-step and 92.8 mW power consumption. High-speed operation is achieved by optimizing the critical path in the SAR ADC loop. A sampling network with a split-array with unit bridge capacitor topology is used to reduce the area of the sampling network and switch drivers
Recommended from our members
A wideband low-power continuous-time delta-sigma modulator for next generation wireless applications
Delta-Sigma (ΔΣ) analog-to-digital converters (ADCs) are widely used in wireless transceivers. Recently, continuous-time (CT) ΔΣ ADCs gain growing interest in wireless applications for their lower power consumption and wider input bandwidth as compared with the discrete-time (DT) counterparts.
In this thesis, a wideband low-power CT ΔΣ modulator for next generation wireless applications is proposed to achieve 10-bit dynamic range within a 25 MHz signal bandwidth. On the system level, a low-power, mainly feed-forward architecture is used to realize the loop filter. Feed-in branches are added and optimized to eliminate the out-of-band peaking in the signal transfer function. On the circuit level, two-stage operational amplifiers with class-AB output stages are used to implement low-power active RC integrators. Capacitor tuning is used to compensate the variation of RC time constants. In addition, a fast current adder, an 11-level internal flash ADC and three current feedback DACs are also integrated on the chip which was manufactured in TSMC 0.18 μm CMOS technology. The test results show that the modulator draws less than 10 mA from the 1.8 V supply voltage
Robust sigma delta converters : and their application in low-power highly-digitized flexible receivers
In wireless communication industry, the convergence of stand-alone, single application transceiver IC’s into scalable, programmable and platform based transceiver ICs, has led to the possibility to create sophisticated mobile devices within a limited volume. These multi-standard (multi-mode), MIMO, SDR and cognitive radios, ask for more adaptability and flexibility on every abstraction level of the transceiver. The adaptability and flexibility of the receive paths require a digitized receiver architecture in which most of the adaptability and flexibility is shifted in the digital domain. This trend to ask for more adaptability and flexibility, but also more performance, higher efficiency and an increasing functionality per volume, has a major impact on the IP blocks such systems are built with. At the same time the increasing requirement for more digital processing in the same volume and for the same power has led to mainstream CMOS feature size scaling, leading to smaller, faster and more efficient transistors, optimized to increase processing efficiency per volume (smaller area, lower power consumption, faster digital processing). As wireless receivers is a comparably small market compared to digital processors, the receivers also have to be designed in a digitally optimized technology, as the processor and transceiver are on the same chip to reduce device volume. This asks for a generalized approach, which maps application requirements of complex systems (such as wireless receivers) on the advantages these digitally optimized technologies bring. First, the application trends are gathered in five quality indicators being: (algorithmic) accuracy, robustness, flexibility, efficiency, and emission, of which the last one is not further analyzed in this thesis. Secondly, using the quality indicators, it is identified that by introducing (or increasing) digitization at every abstraction level of a system, the advantages of modern digitally optimized technologies can be exploited. For a system on a chip, these abstraction levels are: system/application level, analog IP architecture level, circuit topology level and layout level. In this thesis, the quality indicators together with the digitization at different abstraction levels are applied to S¿ modulators. S¿ modulator performance properties are categorized into the proposed quality indicators. Next, it is identified what determines the accuracy, robustness, flexibility and efficiency of a S¿ modulator. Important modulator performance parameters, design parameter relations, and performance-cost relations are derived. Finally, several implementations are presented, which are designed using the found relations. At least one implementation example is shown for each level of digitization. At system level, a flexible (N)ZIF receiver architecture is digitized by shifting the ADC closer to the antenna, reducing the amount of analog signal conditioning required in front of the ADC, and shifting the re-configurability of such a receiver into the digital domain as much as possible. Being closer to the antenna, and because of the increased receiver flexibility, a high performance, multi-mode ADC is required. In this thesis, it is proven that such multi-mode ADCs can be made at low area and power consumption. At analog IP architecture level, a smarter S¿ modulator architecture is found, which combines the advantages of 1-bit and multi-bit modulators. The analog loop filter is partly digitized, and analog circuit blocks are replaced by a digital filter, leading to an area and power efficient design, which above all is very portable, and has the potential to become a good candidate for the ADC in multimode receivers. At circuit and layout level, analog circuits are designed in the same way as digital circuits are. Analog IP blocks are split up in analog unit cells, which are put in a library. For each analog unit cell, a p-cell layout view is created. Once such a library is available, different IP blocks can be created using the same unit cells and using the automatic routing tools normally used for digital circuits. The library of unit cells can be ported to a next technology very quickly, as the unit cells are very simple circuits, increasing portability of IP blocks made with these unit cells. In this thesis, several modulators are presented that are designed using this digital design methodology. A high clock frequency in the giga-hertz range is used to test technology speed. The presented modulators have a small area and low power consumption. A modulator is ported from a 65nm to a 45nm technology in one month without making changes to the unit cells, or IP architecture, proving that this design methodology leads to very portable designs. The generalized system property categorization in quality indicators, and the digitization at different levels of system design, is named the digital design methodology. In this thesis this methodology is successfully applied to S¿ modulators, leading to high quality, mixed-signal S¿ modulator IP, which is more accurate, more robust, more flexible and/or more efficient
Recommended from our members
Design Techniques for High-Performance SAR A/D Converters
The design of electronics needs to account for the non-ideal characteristics of the device technologies used to realize practical circuits. This is particularly important in mixed analog-digital design since the best device technologies are very different for digital compared to analog circuits. One solution for this problem is to use a calibration correction approach to remove the errors introduced by devices, but this adds complexity and power dissipation, as well as reducing operation speed, and so must be optimised. This thesis addresses such an approach to improve the performance of certain types of analog-to-digital converter (ADC) used in advanced telecommunications, where speed, accuracy and power dissipation currently limit applications. The thesis specifically focuses on the design of compensation circuits for use in successive approximation register (SAR) ADCs.
ADCs are crucial building blocks in communication systems, in general, and for mobile networks, in particular. The recently launched fifth generation of mobile networks (5G) has required new ADC circuit techniques to meet the higher speed and lower power dissipation requirements for 5G technology. The SAR has become one of the most favoured architectures for designing high-performance ADCs, but the successive nature of the circuit operation makes it difficult to reach ∼GS/s sampling rates at reasonable power consumption.
Here, two calibration techniques for high-performance SAR ADCs are presented. The first uses an on-chip stochastic-based mismatch calibration technique that is able to accurately compute and compensate for the mismatch of a capacitive DAC in a SAR ADC. The stochastic nature of the proposed calibration method enables determination of the mismatch of the CAPDAC with a resolution much better than that of the DAC. This allows the unit capacitor to scale down to as low as 280aF for a 9-bit DAC. Since the CAP-DAC causes a large part of the overall dynamic power consumption and directly determines both the sizes of the driving and sampling switches and the size of the input capacitive load of the ADC and the kT/C noise power, a small CAP-DAC helps the power efficiency. To validate the proposed calibration idea, a 10-bit asynchronous SAR ADC was fabricated in 28-nm CMOS. Measurement results show that the proposed stochastic calibration improves the ADC’s SFDR and SNDR by 14.9 dB, 11.5 dB, respectively. After calibration, the fabricated SAR ADC achieves an ENOB of 9.14 bit at a sampling rate of 85 MS/s, resulting in a Walden FoM of 10.9 fJ/c-s.
The second calibration technique is a timing-skew calibration for a time-interleaved (TI) SAR ADC that calibrates/computes the inter-channel timing and offset mismatch simultaneously. Simulation results show the effectiveness of this calibration method. When used together, the proposed mismatch calibration technique and the timing-skew
calibration technique enables a TI SAR ADC to be designed that can achieve a sampling rate of ∼GS/s with 10-bit resolution and a power consumption as low as ∼10mW; specifications that satisfy the requirements of 5G technology
Time-Mode Analog Circuit Design for Nanometric Technologies
Rapid scaling in technology has introduced new challenges in the realm of traditional analog design. Scaling of supply voltage directly impacts the available voltage-dynamic-range. On the other hand, nanometric technologies with fT in the hundreds of GHz range open opportunities for time-resolution-based signal processing. With reduced available voltage-dynamic-range and improved timing resolution, it is more convenient to devise analog circuits whose performance depends on edge-timing precision rather than voltage levels. Thus, instead of representing the data/information in the voltage-mode, as a difference between two node voltages, it should be represented in time-mode as a time-difference between two rising and/or falling edges. This dissertation addresses the feasibility of employing time-mode analog circuit design in different applications. Specifically: 1) Time-mode-based quanitzer and feedback DAC of SigmaDelta ADC. 2) Time-mode-based low-THD 10MHz oscillator, 3) A Spur-Frequency Boosting PLL with -74dBc Reference-Spur Rejection in 90nm Digital CMOS.
In the first project, a new architectural solution is proposed to replace the DAC and the quantizer by a Time-to-Digital converter. The architecture has been fabricated in 65nm and shows that this technology node is capable of achieving a time-matching of 800fs which has never been reported. In addition, a competitive figure-of-merit is achieved.
In the low-THD oscillator, I proposed a new architectural solution for synthesizing a highly-linear sinusoidal signal using a novel harmonic rejection approach. The chip is fabricated in 130nm technology and shows an outstanding performance compared to the state of the art. The designed consumes 80% less power; consumes less area; provides much higher amplitude while being composed of purely digital circuits and passive elements.
Last but not least, the spur-frequency boosting PLL employs a novel technique that eliminates the reference spurs. Instead of adding additional filtering at the reference frequency, the spur frequency is boosted to higher frequency which is, naturally, has higher filtering effects. The prototype is fabricated in 90nm digital CMOS and proved to provide the lowest normalized reference spurs ever reported
High efficiency wide-band line drivers in low voltage CMOS using Class-D techniques
In this thesis, the applicability of Class-D amplifiers to integrated wide-band
communication line driver applications is studied. While Class-D techniques
can address some of the efficiency limitations of linear amplifier structures
and have shown promising results in low frequency applications, the low
frequency techniques and knowledge need further development in order to
improve their practicality for wide band systems.
New structures and techniques to extend the application of Class-D to
wide-band communication systems, in particular the HomePlug AV wire-
line communication standard, will be proposed. Additionally, the digital
processing requirements of these wide-band systems drives rapid movement
towards nanometer technology nodes and presents new challenges which will
be addressed, and new opportunities which will be exploited, for wide-band
integrated Class-D line drivers.
There are three main contributions of this research. First, a model of Class-D
efficiency degradation mechanisms is created, which allows the impact of
high-level design choices such as supply voltage, process technology and
operating frequency to be assessed. The outcome of this section is a strategy
for pushing the high efficiency of Class-D to wide band communication
applications, with switching frequencies up to many hundreds of Megahertz.
A second part of this research considers the design of efficient, fast and
high power Class-D output stages, as these are the major efficiency and
bandwidth bottleneck in wide-band applications. A novel NMOS-only totem
pole output stage with a fast, integrated drive structure will be proposed.
In a third section, a complete wide-band Class-D line driver is designed in a
0.13μm digital CMOS process. The line driver is systematically designed
using a rigorous development methodology and the aims are to maximise
the achievable signal bandwidth while minimising power dissipation. Novel
circuits and circuit structures are proposed as part of this section and the
resulting fabricated Class-D line driver test chip shows an efficiency of 15%
while driving a 30MHz wide signal with an MTPR of 22dB, at 33mW injected
power
System and circuit design for a capacitive MEMS gyroscope
In this thesis, issues related to the design and implementation of a micro-electro-mechanicalangular velocity sensor are studied. The work focuses on a system basedon a vibratory microgyroscope which operates in the low-pass mode with a moderateresonance gain and with an open-loop configuration of the secondary (sense) resonator.Both the primary (drive) and the secondary resonators are assumed to have a high qualityfactor. Furthermore, the gyroscope employs electrostatic excitation and capacitivedetection.
The thesis is divided into three parts. The first part provides the background informationnecessary for the other two parts. The basic properties of a vibratory microgyroscope,together with the most fundamental non-idealities, are described, a shortintroduction to various manufacturing technologies is given, and a brief review of publishedmicrogyroscopes and of commercial microgyroscopes is provided.
The second part concentrates on selected aspects of the system-level design of amicro-electro-mechanical angular velocity sensor. In this part, a detailed analysis isprovided of issues related to different non-idealities in the synchronous demodulation,the dynamics of the primary resonator excitation, the compensation of the mechanicalquadrature signal, and the zero-rate output. The use of ΣΔ modulation to improveaccuracy in both primary resonator excitation and the compensation of the mechanicalquadrature signal is studied.
The third part concentrates on the design and implementation of the integratedelectronics required by the angular velocity sensor. The focus is primarily on the designof the sensor readout circuitry, comprising: a continuous-time front-end performingthe capacitance-to-voltage (C/V) conversion, filtering, and signal level normalization;a bandpass ΣΔ analog-to-digital converter, and the required digital signal processing(DSP). The other fundamental circuit blocks, which are a phase-locked loop requiredfor clock generation, a high-voltage digital-to-analog converter for the compensationof the mechanical quadrature signal, the necessary charge pumps for the generationof high voltages, an analog phase shifter, and the digital-to-analog converter used togenerate the primary resonator excitation signals, together with other DSP blocks, areintroduced on a more general level. Additionally, alternative ways to perform the C/Vconversion, such as continuous-time front ends either with or without the upconversionof the capacitive signal, various switched-capacitor front ends, and electromechanicalΣΔ modulation, are studied.
In the experimental work done for the thesis, a prototype of a micro-electro-mechanicalangular velocity sensor is implemented and characterized. The analog partsof the system are implemented with a 0.7-µm high-voltage CMOS (ComplimentaryMetal-Oxide-Semiconductor) technology. The DSP part is realized with a field-programmablegate array (FPGA) chip. The ±100°/s gyroscope achieves 0.042°/s/√H̅z̅spot noise and a signal-to-noise ratio of 51.6 dB over the 40 Hz bandwidth, with a100°/s input signal.
The implemented system demonstrates the use of ΣΔ modulation in both the primaryresonator excitation and the quadrature compensation. Additionally, it demonstratesphase error compensation performed using DSP. With phase error compensation,the effect of several phase delays in the analog circuitry can be eliminated, andthe additional noise caused by clock jitter can be considerably reduced
Matlab
This book is a collection of 19 excellent works presenting different applications of several MATLAB tools that can be used for educational, scientific and engineering purposes. Chapters include tips and tricks for programming and developing Graphical User Interfaces (GUIs), power system analysis, control systems design, system modelling and simulations, parallel processing, optimization, signal and image processing, finite different solutions, geosciences and portfolio insurance. Thus, readers from a range of professional fields will benefit from its content