A 3 GHz spread spectrum clock generator for SATA applications using chaotic PAM modulation

This paper proposes a prototype of a Spread Spectrum Clock Generator which is the first known specifically meant for 3 GHz Serial ATA-II applications. The modulation is obtained from a fractional PLL which employs a Delta-Sigma modulator. A further innovative aspect of our work is that our prototype takes advantage of a chaotic PAM as driving signal, instead a triangular signal as in all spread spectrum generators proposed in literature for SATA-II. In this way we avoid the periodicity of the modulated clock, completely flattening the peaks in the power spectral density. The circuit prototype has been designed n 0.13 μm CMOS technology and achieves a peak reduction greater than 14 dB measured at RBW = 100 kHz. The chip active area is 0.27×0.78 mm2 and the power consumption is as low as 14.7 mW. © 2008 IEEE

A spread spectrum clock generator based on a short-term optimized chaotic map

4noWe present a spread spectrum clock generator for EMI reduction, where the modulating signal is generated by a suitably designed chaotic map. With respect to past solutions, the map has been designed to achieve a specific short-term behavior of the generated sequences, which allows to optimize the electromagnetic interference peak reduction not only for the theoretical spectrum, but also in the measurement setting prescibed by CISPR norms. In the latter case, we are able to achieve a 3.8dB improvement in EMI reduction with respect to the triangular modulation when using the peak detector, which increases to 6.9 dB when switching to the quasi-peak detector. Results are measured on a prototype which has been designed and fabricated in a 0.18 μm CMOS technology. © 2011 IEEE.partially_openopenPareschi F.; Setti G.; Rovatti R.; Frattini G.Pareschi, F.; Setti, G.; Rovatti, R.; Frattini, G

고속 시리얼 링크를 위한 고리 발진기를 기반으로 하는 주파수 합성기

학위논문(박사) -- 서울대학교대학원 : 공과대학 전기·정보공학부, 2022. 8. 정덕균.In this dissertation, major concerns in the clocking of modern serial links are discussed. As sub-rate, multi-standard architectures are becoming predominant, the conventional clocking methodology seems to necessitate innovation in terms of low-cost implementation. Frequency synthesis with active, inductor-less oscillators replacing LC counterparts are reviewed, and solutions for two major drawbacks are proposed. Each solution is verified by prototype chip design, giving a possibility that the inductor-less oscillator may become a proper candidate for future high-speed serial links. To mitigate the high flicker noise of a high-frequency ring oscillator (RO), a reference multiplication technique that effectively extends the bandwidth of the following all-digital phase-locked loop (ADPLL) is proposed. The technique avoids any jitter accumulation, generating a clean mid-frequency clock, overall achieving high jitter performance in conjunction with the ADPLL. Timing constraint for the proper reference multiplication is first analyzed to determine the calibration points that may correct the existent phase errors. The weight for each calibration point is updated by the proposed a priori probability-based least-mean-square (LMS) algorithm. To minimize the time required for the calibration, each gain for the weight update is adaptively varied by deducing a posteriori which error source dominates the others. The prototype chip is fabricated in a 40-nm CMOS technology, and its measurement results verify the low-jitter, high-frequency clock generation with fast calibration settling. The presented work achieves an rms jitter of 177/223 fs at 8/16-GHz output, consuming 12.1/17-mW power. As the second embodiment, an RO-based ADPLL with an analog technique that addresses the high supply sensitivity of the RO is presented. Unlike prior arts, the circuit for the proposed technique does not extort the RO voltage headroom, allowing high-frequency oscillation. Further, the performance given from the technique is robust over process, voltage, and temperature (PVT) variations, avoiding the use of additional calibration hardware. Lastly, a comprehensive analysis of phase noise contribution is conducted for the overall ADPLL, followed by circuit optimizations, to retain the low-jitter output. Implemented in a 40-nm CMOS technology, the frequency synthesizer achieves an rms jitter of 289 fs at 8 GHz output without any injected supply noise. Under a 20-mVrms white supply noise, the ADPLL suppresses supply-noise-induced jitter by -23.8 dB.본 논문은 현대 시리얼 링크의 클락킹에 관여되는 주요한 문제들에 대하여 기술한다. 준속도, 다중 표준 구조들이 채택되고 있는 추세에 따라, 기존의 클라킹 방법은 낮은 비용의 구현의 관점에서 새로운 혁신을 필요로 한다. LC 공진기를 대신하여 능동 소자 발진기를 사용한 주파수 합성에 대하여 알아보고, 이에 발생하는 두가지 주요 문제점과 각각에 대한 해결 방안을 탐색한다. 각 제안 방법을 프로토타입 칩을 통해 그 효용성을 검증하고, 이어서 능동 소자 발진기가 미래의 고속 시리얼 링크의 클락킹에 사용될 가능성에 대해 검토한다. 첫번째 시연으로써, 고주파 고리 발진기의 높은 플리커 잡음을 완화시키기 위해 기준 신호를 배수화하여 뒷단의 위상 고정 루프의 대역폭을 효과적으로 극대화 시키는 회로 기술을 제안한다. 본 기술은 지터를 누적 시키지 않으며 따라서 깨끗한 중간 주파수 클락을 생성시켜 위상 고정 루프와 함께 높은 성능의 고주파 클락을 합성한다. 기준 신호를 성공적으로 배수화하기 위한 타이밍 조건들을 먼저 분석하여 타이밍 오류를 제거하기 위한 방법론을 파악한다. 각 교정 중량은 연역적 확률을 기반으로한 LMS 알고리즘을 통해 갱신되도록 설계된다. 교정에 필요한 시간을 최소화 하기 위하여, 각 교정 이득은 타이밍 오류 근원들의 크기를 귀납적으로 추론한 값을 바탕으로 지속적으로 제어된다. 40-nm CMOS 공정으로 구현된 프로토타입 칩의 측정을 통해 저소음, 고주파 클락을 빠른 교정 시간안에 합성해 냄을 확인하였다. 이는 177/223 fs의 rms 지터를 가지는 8/16 GHz의 클락을 출력한다. 두번째 시연으로써, 고리 발진기의 높은 전원 노이즈 의존성을 완화시키는 기술이 포함된 주파수 합성기가 설계되었다. 이는 고리 발진기의 전압 헤드룸을 보존함으로서 고주파 발진을 가능하게 한다. 나아가, 전원 노이즈 감소 성능은 공정, 전압, 온도 변동에 대하여 민감하지 않으며, 따라서 추가적인 교정 회로를 필요로 하지 않는다. 마지막으로, 위상 노이즈에 대한 포괄적 분석과 회로 최적화를 통하여 주파수 합성기의 저잡음 출력을 방해하지 않는 방법을 고안하였다. 해당 프로토타입 칩은 40-nm CMOS 공정으로 구현되었으며, 전원 노이즈가 인가되지 않은 상태에서 289 fs의 rms 지터를 가지는 8 GHz의 클락을 출력한다. 또한, 20 mVrms의 전원 노이즈가 인가되었을 때에 유도되는 지터의 양을 -23.8 dB 만큼 줄이는 것을 확인하였다.1 Introduction 1 1.1 Motivation 3 1.1.1 Clocking in High-Speed Serial Links 4 1.1.2 Multi-Phase, High-Frequency Clock Conversion 8 1.2 Dissertation Objectives 10 2 RO-Based High-Frequency Synthesis 12 2.1 Phase-Locked Loop Fundamentals 12 2.2 Toward All-Digital Regime 15 2.3 RO Design Challenges 21 2.3.1 Oscillator Phase Noise 21 2.3.2 Challenge 1: High Flicker Noise 23 2.3.3 Challenge 2: High Supply Noise Sensitivity 26 3 Filtering RO Noise 28 3.1 Introduction 28 3.2 Proposed Reference Octupler 34 3.2.1 Delay Constraint 34 3.2.2 Phase Error Calibration 38 3.2.3 Circuit Implementation 51 3.3 IL-ADPLL Implementation 55 3.4 Measurement Results 59 3.5 Summary 63 4 RO Supply Noise Compensation 69 4.1 Introduction 69 4.2 Proposed Analog Closed Loop for Supply Noise Compensation 72 4.2.1 Circuit Implementation 73 4.2.2 Frequency-Domain Analysis 76 4.2.3 Circuit Optimization 81 4.3 ADPLL Implementation 87 4.4 Measurement Results 90 4.5 Summary 98 5 Conclusions 99 A Notes on the 8REF 102 B Notes on the ACSC 105박

A Unified Design Theory for Class-E Resonant DC–DC Converter Topologies

Resonant and quasi-resonant dc-dc converters have been introduced to increase the operating frequency of switching power converters, with advantages in terms of performance, cost, and/or size. In this paper, we focus on class-E resonant topologies, and we show that about twenty different architectures proposed in the last three decades can be reduced to two basic topologies, allowing the extension to all these resonant converters of an exact and straightforward design procedure that has been recently proposed. This represents an important breakthrough with respect to the state of the art, where class-E circuit analysis is always based on strong simplifying assumptions, and the final circuit design is achieved by means of numerical simulations. The potentialities of the proposed exact methodology are highlighted by realistic circuit-level simulations, where the desired waveforms are obtained in one single step without the need of a time-consuming iterative trial-and-error process

Enhanced energy and spectrum efficiency in visible light communications

In recent years, there has been a surge in data traffic, leading to the investigation of using optical frequencies in conjunction with radio frequency (RF) wireless communication systems. One such technology is visible light communication (VLC), which uses light-emitting diodes (LEDs) in the visible light spectrum to transmit data. VLC has gained popularity for short-range wireless connections due to its energy efficiency, low-cost, and wide availability of front-end devices. However, one of the main challenges in designing a VLC system is improving its energy and spectral efficiency. This thesis aims to investigate techniques and determine the most effective methods for enhancing the energy and spectral efficiency of VLC systems. The thesis examined methods for optimising the bias point of an LED to benefit from increasing bandwidth at higher driving current while minimising the resulting signal distortion. The approaches are based on allowing for some nonlinear distortion or reducing signal swing/signal-to-noise ratio (SNR) while benefiting from higher bandwidth at higher driving currents. A framework is presented to estimate the attainable capacity under both conditions. Simulation results showed that the optimal bias point does not lie in the middle of the dynamic range. This was verified through a PAM-based VLC experiment, which showed that the transmission rate can be increased by choosing the optimal bias current instead of the midpoint of the linear range. Subsequently, VLC with probabilistic shaping (PS) is studied to optimise the distribution of source symbols and improve system performance. In this study, the error performance of PS is analysed, and closed-form analytical expressions are provided. The results show that PS outperforms the conventional uniform distribution and significantly reduces the required SNR to achieve a certain error probability. To demonstrate the practical application of PS in VLC, it was implemented in conjunction with optical orthogonal frequency-division multiplexing (OFDM) modulation. This allowed for continuous and adaptive loading of information bits to the channel response, resulting in an efficient use of available modulation bandwidth and transmission rates close to the channel capacity limits. In the two experimental demonstrations, a single low-power LED and a wavelength-division multiplexing (WDM) system using three off-the-shelf LEDs were used to achieve bit rates of 1.13~Gbps and 10.81~Gbps, respectively, representing increases of 27.13\% and 25.7\% over the traditional bit-power loading technique. Finally, an alternative approach towards enhancing the energy of VLC systems is introduced using frequency shift chirp modulation (FSCM). The error performance of FSCM was analysed in different types of channels, and a proof-of-concept experiment was conducted to demonstrate its potential use in VLC systems. FSCM offers improved robustness in band-limited, frequency-selective channels compared to other modulation techniques. This makes it a promising choice for integrating into VLC systems, particularly in low-power and low-rate application scenarios

A 3-GHz serial ATA spread-spectrum clock generator employing a chaotic PAM modulation

In this paper we propose a prototype of a Spread Spectrum Clock Generator which is the first known specifically meant for 3 GHz Serial ATA-II (SATA-II) applications. A further innovative aspect of our prototype is that it takes advantage of a chaotic PAM as driving signal, instead of a triangular signal as in all spread spectrum generators proposed so far in the literature for SATA-II. In this way, we are able to obtain the optimal theoretical EMI reduction by avoiding the periodicity of the modulated clock and completely flattening the peaks in the power spectral density. We also show that, despite the fact that such an unconventional, a-periodic modulating signal is used, the clock can be recovered exploiting a standard CDR circuit at the receiver side of the SATA-II bus. The circuit prototype has been implemented in 0.13 um CMOS technology and achieves a peak reduction greater than 14 dB measured at RBW = 100 kHz, which is better than any other prototypes presented in the literature. The estimated random jitter is 5.4 ps rms, while the chip active area is 0.27 x 0.78 mm^2 and the power consumption is as low as 14.7 mW

Optics for AI and AI for Optics

Artificial intelligence is deeply involved in our daily lives via reinforcing the digital transformation of modern economies and infrastructure. It relies on powerful computing clusters, which face bottlenecks of power consumption for both data transmission and intensive computing. Meanwhile, optics (especially optical communications, which underpin today’s telecommunications) is penetrating short-reach connections down to the chip level, thus meeting with AI technology and creating numerous opportunities. This book is about the marriage of optics and AI and how each part can benefit from the other. Optics facilitates on-chip neural networks based on fast optical computing and energy-efficient interconnects and communications. On the other hand, AI enables efficient tools to address the challenges of today’s optical communication networks, which behave in an increasingly complex manner. The book collects contributions from pioneering researchers from both academy and industry to discuss the challenges and solutions in each of the respective fields

Low Power Memory/Memristor Devices and Systems

This reprint focusses on achieving low-power computation using memristive devices. The topic was designed as a convenient reference point: it contains a mix of techniques starting from the fundamental manufacturing of memristive devices all the way to applications such as physically unclonable functions, and also covers perspectives on, e.g., in-memory computing, which is inextricably linked with emerging memory devices such as memristors. Finally, the reprint contains a few articles representing how other communities (from typical CMOS design to photonics) are fighting on their own fronts in the quest towards low-power computation, as a comparison with the memristor literature. We hope that readers will enjoy discovering the articles within

Range Information Systems Management (RISM) Phase 1 Report

RISM investigated alternative approaches, technologies, and communication network architectures to facilitate building the Spaceports and Ranges of the future. RISM started by document most existing US ranges and their capabilities. In parallel, RISM obtained inputs from the following: 1) NASA and NASA-contractor engineers and managers, and; 2) Aerospace leaders from Government, Academia, and Industry, participating through the Space Based Range Distributed System Working Group (SBRDSWG), many of whom are also; 3) Members of the Advanced Range Technology Working Group (ARTWG) subgroups, and; 4) Members of the Advanced Spaceport Technology Working Group (ASTWG). These diverse inputs helped to envision advanced technologies for implementing future Ranges and Range systems that builds on today s cabled and wireless legacy infrastructures while seamlessly integrating both today s emerging and tomorrow s building-block communication techniques. The fundamental key is to envision a transition to a Space Based Range Distributed Subsystem. The enabling concept is to identify the specific needs of Range users that can be solved through applying emerging communication tec

Air Traffic Management Abbreviation Compendium

As in all fields of work, an unmanageable number of abbreviations are used today in aviation for terms, definitions, commands, standards and technical descriptions. This applies in general to the areas of aeronautical communication, navigation and surveillance, cockpit and air traffic control working positions, passenger and cargo transport, and all other areas of flight planning, organization and guidance. In addition, many abbreviations are used more than once or have different meanings in different languages. In order to obtain an overview of the most common abbreviations used in air traffic management, organizations like EUROCONTROL, FAA, DWD and DLR have published lists of abbreviations in the past, which have also been enclosed in this document. In addition, abbreviations from some larger international projects related to aviation have been included to provide users with a directory as complete as possible. This means that the second edition of the Air Traffic Management Abbreviation Compendium includes now around 16,500 abbreviations and acronyms from the field of aviation