7 research outputs found

    All-Standard-Cell-Based Analog-to-Digital Architectures Well-Suited for Internet of Things Applications

    Get PDF
    SMART-E-PTDC/CTM-PAM/04012/2022, IDS-PAPER-PTDC/CTM-PAM/4241/2020 and PEST (CTS/UNINOVA)-UIDB/00066/2020. This work also received funding from the European Community’s H2020 program [Grant Agreement No. 716510 (ERC-2016-StG TREND) and 952169 (SYNERGY, H2020-WIDESPREAD-2020-5, CSA)]. Publisher Copyright: © 2022 by the authors.In this paper, the most suited analog-to-digital (A/D) converters (ADCs) for Internet of Things (IoT) applications are compared in terms of complexity, dynamic performance, and energy efficiency. Among them, an innovative hybrid topology, a digital–delta (Δ) modulator (ΔM) ADC employing noise shaping (NS), is proposed. To implement the active building blocks, several standard-cell-based synthesizable comparators and amplifiers are examined and compared in terms of their key performance parameters. The simulation results of a fully synthesizable Digital-ΔM with NS using passive and standard-cell-based circuitry show a peak of 72.5 dB in the signal-to-noise and distortion ratio (SNDR) for a 113 kHz input signal and 1 MHz bandwidth (BW). The estimated (Formula presented.) is close to 16.2 fJ/conv.-step.publishersversionpublishe

    A neural network approach towards generalized resistive switching modelling

    Get PDF
    Funding: This research was funded by FEDER funds through the COMPETE 2020 Programme and National Funds through FCT—Portuguese Foundation for Science and Technology under project number DFA/BD/8335/2020. Publisher Copyright: © 2021 by the authors. Licensee MDPI, Basel, Switzerland.Resistive switching behaviour has been demonstrated to be a common characteristic to many materials. In this regard, research teams to date have produced a plethora of different devices exhibiting diverse behaviour, but when system design is considered, finding a ‘one-model-fits-all’ solution can be quite difficult, or even impossible. However, it is in the interest of the community to achieve more general modelling tools for design that allows a quick model update as devices evolve. Laying the grounds with such a principle, this paper presents an artificial neural network learning approach to resistive switching modelling. The efficacy of the method is demonstrated firstly with two simulated devices and secondly with a 4 µm2 amorphous IGZO device. For the amorphous IGZO device, a normalized root-mean-squared error (NRMSE) of 5.66 × 10−3 is achieved with a [2, 50, 50, 1] network structure, representing a good balance between model complexity and accuracy. A brief study on the number of hidden layers and neurons and its effect on network performance is also conducted with the best NRMSE reported at 4.63 × 10−3 . The low error rate achieved in both simulated and real-world devices is a good indicator that the presented approach is flexible and can suit multiple device types.publishersversionpublishe

    A Multifunctional Integrated Circuit Router for Body Area Network Wearable Systems

    Get PDF
    A multifunctional router IC to be included in the nodes of a wearable body sensor network is described and evaluated. The router targets different application scenarios, especially those including tens of sensors, embedded into textile materials and with high data-rate communication demands. The router IC supports two different functionality sets, one for sensor nodes and another for the base node, both based on the same circuit module. The nodes are connected to each other by means of woven thick conductive yarns forming a mesh topology with the base node at the center. From the standpoint of the network, each sensor node is a four port router capable of handling packets from destination nodes to the base node, with sufficient redundant paths. The adopted hybrid circuit and packet switching scheme significantly improve network performance in terms of end-to-end delay, throughput and power consumption. The IC also implements a highly precise, sub-microsecond one-way time synchronization protocol which is used for time stamping the acquired data. The communication module was implemented in a 4-metal, 0.35 μm CMOS technology. The maximum data rate of the system is 35 Mbps while supporting up to 250 sensors, which exceeds current BAN applications scenarios.This work was supported in part by the Fundação para a Ciéncia e a Tecnologia (FCT) (Portuguese Foundation for Science and Technology) under Project PROLIMB PTDC/EEAELC/103683/2008 and through the Ph.D. Grant SFRH/BD/75324/2010, and in part by the CREaTION, FCT/MEC through national funds and co-funded by the FEDER-PT2020 partnership agreement under Project UIDB/EEA/50008/2020, Project CONQUEST (CMU/ECE/030/2017), Project COST CA15104, and ORCIP. (Corresponding author: Fardin Derogarian Miyandoab.)info:eu-repo/semantics/publishedVersio

    Topologias analógicas para filtros Gama

    No full text
    Nesta Dissertação são apresentadas várias topologias para a implementação analógica de filtros Gama. Estes filtros surgem como uma nova proposta para o processarnento de sinais variantes no tempo sem recorrer ao processo padronizado de segmentação dos sinais. Quando utilizados como filtros adaptativos Feedforward ADALINE (Adaptive Linear) conseguem desacoplar a profundidade de memória da ordem do filtro. [...]In this Dissertation are presented several topologies for analogue implementation of Gamma Filters. This Filters emerge as a new proposal for processing of time varying signals without appealing to the standard process of signal segmentation. When used as ADALINE (Adaptive Linear) Feedforward adaptive Filters they are able to decouple the memory deep from the Filter order. [...]Mestrado em Engenharia Eletrónica e Telecomunicaçõe

    A CMOS Energy-Detector for Impulse-Radio UWB Noncoherent Receivers

    No full text
    Abstract-This paper presents the design of an energy detector for ultra-wideband impulse-based applications. It comprises a squarer using a passive mixer and an integrate-and-dump circuit on a single stage. A current-reuse topology was chosen to reduce the overall power consumption. The proposed energy detector targets low data-rate communications for noncoherent receivers, using on-off keying modulations. The circuit has been designed in a CMOS 180-nm process with 1.8-V power supply. The simulation results show a total power dissipation of 287-μW for a 1-Mbps data-rate using an indoor channel model. Index Terms-impulse-radio ultra-wideband, analog squarer, integrate-and-dump, noncoherent receiver

    Europe and the future for WPT: European contributions to wireless power transfer technology

    No full text
    Summarization: This article presents European-based contributions for wireless power transmission (WPT), related to applications ranging from future Internet of Things (IoT) and fifth-generation (5G) systems to high-power electric vehicle charging. The contributors are all members of a European consortium on WPT, COST Action IC1301. WPT is the driving technology that will enable the next stage in the current consumer electronics revolution, including batteryless sensors, passive RF identification (RFID), passive wireless sensors, the IoT, and machine-to-machine solutions. The article discusses the latest developments in research by some of the members of this group.Presented on: IEEE Microwave Magazin
    corecore