679 research outputs found
Research in the effective implementation of guidance computers with large scale arrays Interim report
Functional logic character implementation in breadboard design of NASA modular compute
Fault-tolerant computer study
A set of building block circuits is described which can be used with commercially available microprocessors and memories to implement fault tolerant distributed computer systems. Each building block circuit is intended for VLSI implementation as a single chip. Several building blocks and associated processor and memory chips form a self checking computer module with self contained input output and interfaces to redundant communications buses. Fault tolerance is achieved by connecting self checking computer modules into a redundant network in which backup buses and computer modules are provided to circumvent failures. The requirements and design methodology which led to the definition of the building block circuits are discussed
Recommended from our members
Behavioral synthesis from VHDL using structured modeling
This dissertation describes work in behavioral synthesis involving the development of a VHDL Synthesis System VSS which accepts a VHDL behavioral input specification and performs technology independent synthesis to generate a circuit netlist of generic components. The VHDL language is used for input and output descriptions. An intermediate representation which incorporates signal typing and component attributes simplifies compilation and facilitates design optimization.A Structured Modeling methodology has been developed to suggest standard VHDL modeling practices for synthesis. Structured modeling provides recommendations for the use of available VHDL description styles so that optimal designs will be synthesized.A design composed of generic components is synthesized from the input description through a process of Graph Compilation, Graph Criticism, and Design Compilation. Experiments were performed to demonstrate the effects of different modeling styles on the quality of the design produced by VSS. Several alternative VHDL models were examined for each benchmark, illustrating the improvements in design quality achieved when Structured Modeling guidelines were followed
Submicron Systems Architecture Project: Semiannual Technical Report
No abstract available
NASA SERC 1990 Symposium on VLSI Design
This document contains papers presented at the first annual NASA Symposium on VLSI Design. NASA's involvement in this event demonstrates a need for research and development in high performance computing. High performance computing addresses problems faced by the scientific and industrial communities. High performance computing is needed in: (1) real-time manipulation of large data sets; (2) advanced systems control of spacecraft; (3) digital data transmission, error correction, and image compression; and (4) expert system control of spacecraft. Clearly, a valuable technology in meeting these needs is Very Large Scale Integration (VLSI). This conference addresses the following issues in VLSI design: (1) system architectures; (2) electronics; (3) algorithms; and (4) CAD tools
A Scalable and Adaptive Network on Chip for Many-Core Architectures
In this work, a scalable network on chip (NoC) for future many-core architectures is proposed and investigated. It supports different QoS mechanisms to ensure predictable communication. Self-optimization is introduced to adapt the energy footprint and the performance of the network to the communication requirements. A fault tolerance concept allows to deal with permanent errors. Moreover, a template-based automated evaluation and design methodology and a synthesis flow for NoCs is introduced
Conceptual design of a 10 to the 8th power bit magnetic bubble domain mass storage unit and fabrication, test and delivery of a feasibility model
The conceptual design of a highly reliable 10 to the 8th power-bit bubble domain memory for the space program is described. The memory has random access to blocks of closed-loop shift registers, and utilizes self-contained bubble domain chips with on-chip decoding. Trade-off studies show that the highest reliability and lowest power dissipation is obtained when the memory is organized on a bit-per-chip basis. The final design has 800 bits/register, 128 registers/chip, 16 chips/plane, and 112 planes, of which only seven are activated at a time. A word has 64 data bits +32 checkbits, used in a 16-adjacent code to provide correction of any combination of errors in one plane. 100 KHz maximum rotational frequency keeps power low (equal to or less than, 25 watts) and also allows asynchronous operation. Data rate is 6.4 megabits/sec, access time is 200 msec to an 800-word block and an additional 4 msec (average) to a word. The fabrication and operation are also described for a 64-bit bubble domain memory chip designed to test the concept of on-chip magnetic decoding. Access to one of the chip's four shift registers for the read, write, and clear functions is by means of bubble domain decoders utilizing the interaction between a conductor line and a bubble
The implementation of an LDPC decoder in a Network on Chip environment
The proposed project takes origin from a cooperation initiative named NEWCOM++ among
research groups to develop 3G wireless mobile system. This work, in particular, tries to focuse on
the communication errors arising on a message signal characterized by working under WiMAX
802.16e standard. It will be shown how this last wireless generation protocol needs a specific
flexible instrumentation and why an LDPC error correction code suitable in order to respect the
quality restrictions. A chapter will be dedicated to describe, not from a mathematical point of view,
the LDPC algorithm theory and how it can be graphically represented to better organize the
decodification process.
The main objective of this work is to validate the PHAL-concept when addressing a
complex and computationally intensive design like the LDPC encoder/decoder. The expected results
should be both conceptual; identifying the lacks on the PHAL concept when addressing a real
problem; and second to determine the overhead introduced by PHAL in the implementation of a
LDPC decoder.
The mission is to build a NoC (Network on Chip) able to perform the same task of a general
purpose processor, but in less time and with better efficiency, in terms of component flexibility and
throughput. The single element of the network is a basic processor element (PE) formed by the
union of two separated components: a special purpose processor ASIP, the responsible of the input
data LDPC decoding, and the router component PHAL, checking incoming data packets and
scanning the temporization of tasks execution.
Supported by a specific programming tool, the ASIP has been completely designed, from the
architecture resources to the instruction set, through a language like C. Realized in this SystemC
code and converted in VHDL language, it's been synthesized as to fit onto an FPGA of the Xilinx
Virtex-5 family. Although the main purpose regards the making of an application as flexible as
possible, a WiMAX-orientated LDPC implemented on a FPGA saves space and resources, choosing
the one that best suits the project synthesis. This is because encoders and decoders will have to find
room in the communication tools (e.g. modems) as best as possible.
The whole network scenary has been mounted through a Linux application, acting as a
master element. The entire environment will require the use of VPI libraries and components able to
manage the communication protocols and interfacing mechanisms
- …