922 research outputs found
Strategies towards high performance (high-resolution/linearity) time-to-digital converters on field-programmable gate arrays
Time-correlated single-photon counting (TCSPC) technology has become popular in scientific research and industrial applications, such as high-energy physics, bio-sensing, non-invasion health monitoring, and 3D imaging. Because of the increasing demand for high-precision time measurements, time-to-digital converters (TDCs) have attracted attention since the 1970s. As a fully digital solution, TDCs are portable and have great potential for multichannel applications compared to bulky and expensive time-to-amplitude converters (TACs). A TDC can be implemented in ASIC and FPGA devices. Due to the low cost, flexibility,
and short development cycle, FPGA-TDCs have become promising. Starting with a literature review, three original FPGA-TDCs with outstanding performance are introduced. The first design is the first efficient wave union (WU) based TDC implemented in Xilinx UltraScale (20 nm) FPGAs with a bubble-free sub-TDL structure. Combining with other existing methods, the resolution is further enhanced to 1.23 ps. The second TDC has been designed for LiDAR applications, especially in
driver-less vehicles. Using the proposed new calibration method, the resolution is adjustable (50, 80, and 100 ps), and the linearity is exceptionally high (INL pk-pk and INL pk-pk are lower than 0.05 LSB). Meanwhile, a software tool has been open-sourced with a graphic user interface (GUI) to predict TDCs’ performance. In the third TDC, an
onboard automatic calibration (AC) function has been realized by exploiting Xilinx ZYNQ SoC architectures. The test results show the robustness of the proposed method. Without the manual calibration, the AC function enables FPGA-TDCs to be applied in commercial products where mass production is required.Time-correlated single-photon counting (TCSPC) technology has become popular in scientific research and industrial applications, such as high-energy physics, bio-sensing, non-invasion health monitoring, and 3D imaging. Because of the increasing demand for high-precision time measurements, time-to-digital converters (TDCs) have attracted attention since the 1970s. As a fully digital solution, TDCs are portable and have great potential for multichannel applications compared to bulky and expensive time-to-amplitude converters (TACs). A TDC can be implemented in ASIC and FPGA devices. Due to the low cost, flexibility,
and short development cycle, FPGA-TDCs have become promising. Starting with a literature review, three original FPGA-TDCs with outstanding performance are introduced. The first design is the first efficient wave union (WU) based TDC implemented in Xilinx UltraScale (20 nm) FPGAs with a bubble-free sub-TDL structure. Combining with other existing methods, the resolution is further enhanced to 1.23 ps. The second TDC has been designed for LiDAR applications, especially in
driver-less vehicles. Using the proposed new calibration method, the resolution is adjustable (50, 80, and 100 ps), and the linearity is exceptionally high (INL pk-pk and INL pk-pk are lower than 0.05 LSB). Meanwhile, a software tool has been open-sourced with a graphic user interface (GUI) to predict TDCs’ performance. In the third TDC, an
onboard automatic calibration (AC) function has been realized by exploiting Xilinx ZYNQ SoC architectures. The test results show the robustness of the proposed method. Without the manual calibration, the AC function enables FPGA-TDCs to be applied in commercial products where mass production is required
A multimode SoC FPGA-based acoustic camera for wireless sensor networks
Acoustic cameras allow the visualization of sound sources using microphone arrays and beamforming techniques. The required computational power increases with the number of microphones in the array, the acoustic images resolution, and in particular, when targeting real-time. Such computational demand leads to a prohibitive power consumption for Wireless Sensor Networks (WSNs). In this paper, we present a SoC FPGA based architecture to perform a low-power and real-time accurate acoustic imaging for WSNs. The high computational demand is satisfied by performing the acoustic acquisition and the beamforming technique on the FPGA side. The hard-core processor enhances and compresses the acoustic images before transmitting to the WSN. As a result, the WSN manages the supported configuration modes of the acoustic camera. For instance, the resolution of the acoustic images can be adapted on-demand to satisfy the available network's BW while performing real-time acoustic imaging. Our performance measurements show that acoustic images are generated on the FPGA in real time with resolutions of 160x120 pixels operating at 32 frames-per-second. Nevertheless, higher resolutions are achievable thanks to the exploitation of the hard-core processor available in SoC FPGAs such as Zynq
An FPGA-based Timing and Control System for the Dynamic Compression Sector
A field programmable gate array (FPGA) based timing and trigger control
system has been developed for the Dynamic Compression Sector (DCS) user
facility located at the Advanced Photon Source (APS) at Argonne National
Laboratory. The DCS is a first-of-its-kind capability dedicated to dynamic
compression science. All components of the DCS laser shock station - x-ray
choppers, single-shot shutter, internal laser triggers, and shot
diagnostics-must be synchronized with respect to the arrival of x-rays in the
hutch. A field-programmable gate array (FPGA) synchronized to the APS storage
ring radio frequency (RF) clock (352 MHz) generates trigger signals for each
stage of the laser and x-ray shutter system with low jitter. The system is
composed of a Zynq FPGA, a debug card, line drivers and power supply. The delay
and offsets of trigger signals can be adjusted using a user-friendly graphical
user interface (GUI) with high precision. The details of the system
architecture, timing requirements, firmware, and software implementation along
with the performance evaluation are presented in this paper. The system offers
low timing jitter (15.5 ps r.m.s.) with respect to APS 352 MHz clock, suitable
for the 50 ps r.m.s. x-ray bunch duration at the APS
Analog-Signal Quality Characterization of the FLITES Distributed 192-Channel Data Acquisition System
Hardware acceleration for real time processing systems
This Master Thesis presents different Hardware acceleration algorithms and its benefits compared to the software implementation. The proposed algorithms are implemented on Xilinx ZYNQ-7000 series XC7Z020 SoC using High-Level-Synthesis (HLS) tool. With todays System-on-Chips from Xilinx or Intel, a process can be chosen to be implemented in the Programmable Logic or in the Processing System. In order to have a better acceleration factor, different approximate and accurate adders and multipliers were instantiated in Verilog, synthesized and simulated using Vivado and finally they were compared between each other to see if they really offer benefits or not. In the case of approximated adders, they showed very promising results for the application written in this Thesis. On the other hand, approximated multipliers exhibited worse results than the accurate ones
- …