177 research outputs found

    Analyse pire cas exact du réseau AFDX

    Get PDF
    L'objectif principal de cette thèse est de proposer les méthodes permettant d'obtenir le délai de transmission de bout en bout pire cas exact d'un réseau AFDX. Actuellement, seules des bornes supérieures pessimistes peuvent être calculées en utilisant les approches de type Calcul Réseau ou par Trajectoires. Pour cet objectif, différentes approches et outils existent et ont été analysées dans le contexte de cette thèse. Cette analyse a mis en évidence le besoin de nouvelles approches. Dans un premier temps, la vérification de modèle a été explorée. Les automates temporisés et les outils de verification ayant fait leur preuve dans le domaine temps réel ont été utilisés. Ensuite, une technique de simulation exhaustive a été utilisée pour obtenir les délais de communication pire cas exacts. Pour ce faire, des méthodes de réduction de séquences ont été définies et un outil a été développé. Ces méthodes ont été appliquées à une configuration réelle du réseau AFDX, nous permettant ainsi de valider notre travail sur une configuration de taille industrielle du réseau AFDX telle que celle embarquée à bord des avions Airbus A380. The main objective of this thesis is to provide methodologies for finding exact worst case end to end communication delays of AFDX network. Presently, only pessimistic upper bounds of these delays can be calculated by using Network Calculus and Trajectory approach. To achieve this goal, different existing tools and approaches have been analyzed in the context of this thesis. Based on this analysis, it is deemed necessary to develop new approaches and algorithms. First, Model checking with existing well established real time model checking tools are explored, using timed automata. Then, exhaustive simulation technique is used with newly developed algorithms and their software implementation in order to find exact worst case communication delays of AFDX network. All this research work has been applied on real life implementation of AFDX network, allowing us to validate our research work on industrial scale configuration of AFDX network such as used on Airbus A380 aircraft. ABSTRACT : The main objective of this thesis is to provide methodologies for finding exact worst case end to end communication delays of AFDX network. Presently, only pessimistic upper bounds of these delays can be calculated by using Network Calculus and Trajectory approach. To achieve this goal, different existing tools and approaches have been analyzed in the context of this thesis. Based on this analysis, it is deemed necessary to develop new approaches and algorithms. First, Model checking with existing well established real time model checking tools are explored, using timed automata. Then, exhaustive simulation technique is used with newly developed algorithms and their software implementation in order to find exact worst case communication delays of AFDX network. All this research work has been applied on real life implementation of AFDX network, allowing us to validate our research work on industrial scale configuration of AFDX network such as used on Airbus A380 aircraft

    Modeling of Avionics Systems using JGrafchart and TrueTime

    Get PDF
    The first part of the thesis aims to investigate the applicability of JGrafchart and its associated Model of Computation(MoC) for describing sequential control in aircraft primary power distribution systems. The motivation behind this is the need for better modeling tools and in particular support for separation between nominal control and fault handling. Also, as system complexity increases, better structuring capabilities are required. The application for this part of the thesis is a typical primary power distribution system in a medium-sized aircraft, and JGrafchart is used as substitute for Stateflow for the sequential parts of the controller. Simulations were run to determine whether JGrafchart is suitable for these types of systems, and if it provided any additional value compared to Stateflow. The second part focus around a different tool (TrueTime) to help assess the impact of embedded architecture on control performance. Today it is common for systems to be distributed over multi-tasking kernel nodes, which communicate on different networks. In these systems the nodes compete for the shared resources (The CPU and bandwidth) and the distribution of bandwidth is determined by the network protocol. Since the shared resources are limited in terms of bandwidth different kinds of delays arise, such as transmission delays and back-off times. The delays might lower the control performance significantly, which is why it is important to identify them early in the development process, preferably at the design stage. In the thesis, TrueTime is extended to support Avionics Full Duplex Switched Ehternet(AFDX) and applied to a typical aircraft electric power system

    Ethernet-based AFDX simulation and time delay analysis

    Get PDF
    Nowadays, new civilian aircraft have applied new technology and the amount of embedded systems and functions raised. Traditional avionics data buses design can‘t meet the new transmission requirements regarding weight and complexity due to the number of needed buses. On the other hand, Avionics Full Duplex Switched Ethernet (AFDX) with sufficient bandwidth and guaranteed services is considered as the next generation of avionics data bus. One of the important issues in Avionics Full Duplex Switched Ethernet is to ensure the data total time delay to meet the requirements of the safety-critical systems on aircraft such as flight control system. This research aims at developing an AFDX time delay model which can be used to analyse the total time delay of the AFDX network. By applying network calculus approach, both (σ,ρ) model and Generic Cell Rate Algorithm (GCRA) model are introduced. For tighter time-delay result, GCRA model is applied. Meanwhile, the current AFDX network simulation platform, FACADE, will be enhanced by adding new functions. Moreover, avionics application simulation modules are developed to exchange data with FACADE. The total time delay analysis will be performed on the improved FACADE to validate this AFDX network simulation platform in several scenarios. Moreover, each scenario is appropriated to study the association between total time delay performance and individual variable. The results from updated FACADE reflect the correlation between total time delay and certain variables. Larger BAG and more switches between source and destination end systems introduce larger total time delay while Lmax could also affect the total time delay. However, the results illustrate that the total time delays from updated FACADE are much larger than GCRA time delay model which could up to 10 times which indicates that this updated FACADE needs further improvement

    Optimization of an avionic VCSEL-based optical link through large signal characterization

    Get PDF
    Optical communication systems have been widely preferred for network communications, especially for Datacoms Local Area Network links. The optical technology is an excellent candidate for on-board systems due to the potential weight saving and EMC immunity. According to the short length of the link and a cost saving, Vertical Cavity Surface Emitting Laser (VCSEL) and multimode fiber are the best solution for gigabit systems. In this context, we propose a modeling of 850nm VCSEL based on the rate equations analysis to predict the optical interconnect performances (jitter, bit error rate). Our aim is to define the operation conditions of VCSEL under large signal modulation in order to maximize the Extinction Ratio (current IOFF below threshold) without affecting link performances. The VCSEL model is developed to provide large signal modulation response. Biasing below threshold causes stochastic turn-on delay. Fluctuations of this delay occur, due to the spontaneous emission. This leads to additional turn-on jitter. These stochastic effects are included in the model by adding the Langevin photon and electron noise sources. The VCSEL behavior under high-speed modulation is studied to observe the transient response and extract the resonance frequency, overshoot and turn-on delay. The associated jitter is evaluated with the standard deviation of the turn-on delay probability density function. Simulations of stochastic and deterministic jitters are realized under different conditions of modulation (OFF current levels). Comparing simulations with measurement results carried out on VCSEL and a short haul gigabit link validates the approach

    Schedulability Analysis of Distributed Multi-core Avionics Systems with UPPAAL

    Get PDF

    Evaluation des performances temps réel de réseaux embarqués avioniques

    Get PDF
    Les nouvelles générations d'aéronefs embarquent de plus en plus de systèmes avioniques, pour augmenter à la fois la sécurité et le confort des passagers. Ces nouvelles fonctions entraînent une forte hausse des échanges de données, ce qui nécessite plus de débit et de possibilités d'interconnexion. Les bus classiques de communications avioniques ne peuvent répondre à cette nouvelle demande, ce qui a poussé les constructeurs (Airbus et Boeing) à installer à bord un réseau de communication utilisant la technologie Ethernet commuté. Le principal apport de cette thèse est le développement d'une méthode d'évaluation de performances de ce type de réseaux basée sur une modélisation en file d'attente et simulation. Nous proposons également des approches pour la classification du trafic qui réduisent l'espace de la simulation afin de permettre une analyse plus fine du comportement moyen du réseau. Les résultats de ces simplifications nous ont permis ainsi d'établir un modèle de simulation générique et d'acquérir des répartitions des délais de bout en bout pour la majorité des chemins, devant être étudiés sur la configuration avionique réelle retenue. ABSTRACT : The recent aircrafts need to accommodate more passengers or freight, with increasing safety and comfort conditions. The new embedded systems imply a large burst in the number and the volume of exchanged data. The avionic data buses cannot cope anymore with these new communications needs. Both Airbus and Boeing made the choice to replace these buses with a network using the Switched Ethernet technology. The main contribution of this thesis is a method, based on a simulation model, which evaluates the performances of this type of networks. We also propose approaches for the traffic classification allowing the reduction of the simulation space, in order to lead to a more refined analysis of the network behaviour. The results of these simplifications enabled us to establish a generic simulation model and to acquire distributions of the end to end delay for the majority of the virtual links, having to be studied on the selected real avionic configuratio

    Exact worst-case communication delay analysis of AFDX network

    Get PDF
    The main objective of this thesis is to provide methodologies for finding exact worst case end to end communication delays of AFDX network. Presently, only pessimistic upper bounds of these delays can be calculated by using Network Calculus and Trajectory approach. To achieve this goal, different existing tools and approaches have been analyzed in the context of this thesis. Based on this analysis, it is deemed necessary to develop new approaches and algorithms. First, Model checking with existing well established real time model checking tools are explored, using timed automata. Then, exhaustive simulation technique is used with newly developed algorithms and their software implementation in order to find exact worst case communication delays of AFDX network. All this research work has been applied on real life implementation of AFDX network, allowing us to validate our research work on industrial scale configuration of AFDX network such as used on Airbus A380 aircraft
    corecore