10,290 research outputs found

    A CMOS 100 MHz continuous-time seventh order 0.05° equiripple linear phase leapfrog multiple loop feedback Gm-C filter

    Get PDF
    “This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder." “Copyright IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.”A novel 100 MHz CMOS Gm-C seventh-order 0.05° equiripple linear phase low-pass multiple loop feedback (MLF) filter based on leapfrog (LF) topology is presented. The filter is implemented using a fully-differential linear, high performance operational transconductance amplifier (OTA) based on cross-coupled pairs. PSpice simulations in a standard TSMC 0.25 μm CMOS process and with a single 5 V power supply have shown that the cut-off frequency of the filter without and with gain boost ranges from 8-32 MHz and 15-100 MHz, respectively. With gain boost, total harmonic distortion (THD) for a differential input voltage Vid of 315 mVpp at 1 MHz is less than -40 dB, dynamic range at 1% THD is over 55 dB, output noise with bandwidth 500 MHz is only 300 μVRMS, and power consumption is 322 mW

    Feedback methods for inverse simulation of dynamic models for engineering systems applications

    Get PDF
    Inverse simulation is a form of inverse modelling in which computer simulation methods are used to find the time histories of input variables that, for a given model, match a set of required output responses. Conventional inverse simulation methods for dynamic models are computationally intensive and can present difficulties for high-speed applications. This paper includes a review of established methods of inverse simulation,giving some emphasis to iterative techniques that were first developed for aeronautical applications. It goes on to discuss the application of a different approach which is based on feedback principles. This feedback method is suitable for a wide range of linear and nonlinear dynamic models and involves two distinct stages. The first stage involves design of a feedback loop around the given simulation model and, in the second stage, that closed-loop system is used for inversion of the model. Issues of robustness within closed-loop systems used in inverse simulation are not significant as there are no plant uncertainties or external disturbances. Thus the process is simpler than that required for the development of a control system of equivalent complexity. Engineering applications of this feedback approach to inverse simulation are described through case studies that put particular emphasis on nonlinear and multi-input multi-output models

    Design of generalized minimum variance controllers for nonlinear multivariable systems

    Get PDF
    The design and implementation of Generalized Minimum Variance control laws for nonlinear multivariable systems that can include severe nonlinearities is considered. The quadratic cost index minimised involves dynamically weighted error and nonlinear control signal costing terms. The aim here is to show the controller obtained is simple to design and implement. The features of the control law are explored. The controller obtained includes an internal model of the process and in one form is a nonlinear version of the Smith Predictor

    CAD enabled trajectory optimization and accurate motion control for repetitive tasks

    Get PDF
    As machine users generally only define the start and end point of the movement, a large trajectory optimization potential rises for single axis mechanisms performing repetitive tasks. However, a descriptive mathematical model of the mecha- nism needs to be defined in order to apply existing optimization techniques. This is usually done with complex methods like virtual work or Lagrange equations. In this paper, a generic technique is presented to optimize the design of point-to-point trajectories by extracting position dependent properties with CAD motion simulations. The optimization problem is solved by a genetic algorithm. Nevertheless, the potential savings will only be achieved if the machine is capable of accurately following the optimized trajectory. Therefore, a feedforward motion controller is derived from the generic model allowing to use the controller for various settings and position profiles. Moreover, the theoretical savings are compared with experimental data from a physical set-up. The results quantitatively show that the savings potential is effectively achieved thanks to advanced torque feedforward with a reduction of the maximum torque by 12.6% compared with a standard 1/3-profil

    A Binaural Neuromorphic Auditory Sensor for FPGA: A Spike Signal Processing Approach

    Get PDF
    This paper presents a new architecture, design flow, and field-programmable gate array (FPGA) implementation analysis of a neuromorphic binaural auditory sensor, designed completely in the spike domain. Unlike digital cochleae that decompose audio signals using classical digital signal processing techniques, the model presented in this paper processes information directly encoded as spikes using pulse frequency modulation and provides a set of frequency-decomposed audio information using an address-event representation interface. In this case, a systematic approach to design led to a generic process for building, tuning, and implementing audio frequency decomposers with different features, facilitating synthesis with custom features. This allows researchers to implement their own parameterized neuromorphic auditory systems in a low-cost FPGA in order to study the audio processing and learning activity that takes place in the brain. In this paper, we present a 64-channel binaural neuromorphic auditory system implemented in a Virtex-5 FPGA using a commercial development board. The system was excited with a diverse set of audio signals in order to analyze its response and characterize its features. The neuromorphic auditory system response times and frequencies are reported. The experimental results of the proposed system implementation with 64-channel stereo are: a frequency range between 9.6 Hz and 14.6 kHz (adjustable), a maximum output event rate of 2.19 Mevents/s, a power consumption of 29.7 mW, the slices requirements of 11 141, and a system clock frequency of 27 MHz.Ministerio de Economía y Competitividad TEC2012-37868-C04-02Junta de Andalucía P12-TIC-130

    Structural dynamics branch research and accomplishments to FY 1992

    Get PDF
    This publication contains a collection of fiscal year 1992 research highlights from the Structural Dynamics Branch at NASA LeRC. Highlights from the branch's major work areas--Aeroelasticity, Vibration Control, Dynamic Systems, and Computational Structural Methods are included in the report as well as a listing of the fiscal year 1992 branch publications

    A design tool for high-resolution high-frequency cascade continuous- time Σ∆ modulators

    Get PDF
    Event: Microtechnologies for the New Millennium, 2007, Maspalomas, Gran Canaria, SpainThis paper introduces a CAD methodology to assist the de signer in the implementation of continuous-time (CT) cas- cade Σ∆ modulators. The salient features of this methodology ar e: (a) flexible behavioral modeling for optimum accuracy- efficiency trade-offs at different stages of the top-down synthesis process; (b) direct synthesis in the continuous-time domain for minimum circuit complexity and sensitivity; a nd (c) mixed knowledge-based and optimization-based architec- tural exploration and specification transmission for enhanced circuit performance. The applicability of this methodology will be illustrated via the design of a 12 bit 20 MHz CT Σ∆ modulator in a 1.2V 130nm CMOS technology.Ministerio de Ciencia y Educación TEC2004-01752/MICMinisterio de Industria, Turismo y Comercio FIT-330100-2006-134 SPIRIT Projec
    corecore