22 research outputs found
Lightweight Ciphers on a 65 nm ASIC - A Comparative Study on Energy Consumption
Low energy consumption is an important factor in today\u27s technologies as many devices run on a battery and there are new applications which require long runtimes with very small batteries. As many of these devices are connected to some kind of network, they require encryption/decryption to securely transmit data. Hence, the energy consumption of the cipher is an important factor for the battery life. We evaluate the energy consumption of lightweight ciphers implemented on a custom 65nm ASIC. Since the energies to measure are very small, we first introduce, compare and evaluate two techniques to precisely measure the energy consumption of a real cryptographic core. In our comparative investigations, using the PRINCE block cipher we examine the effect of the design architecture (round-based versus unrolled) on the amount of energy consumption. In addition to considering other effects (like fixed key versus random key), we compare round-based implementations of different block ciphers (PRINCE, MIDORI and SKINNY) under similar settings providing first such practical investigations
Energy Optimization of Unrolled Block Ciphers using Combinational Checkpointing
Energy consumption of block ciphers is critical in resource constrained devices. Unrolling has been explored in literature as a technique to increase efficiency by eliminating energy spent in loop control elements such as registers and multiplexers. However these savings are minimal and are offset by the increase in glitching power that comes with unrolling. We propose an efficient latch-based glitch filter for unrolled designs that reduces energy per encryption by an order of magnitude over a straightforward implementation, and by 28-32% over the best existing glitch filtering schemes. We explore the optimal number of glitch filters that should be used in order to minimize total energy, and provide estimates of the area cost. Partially unrolled designs also benefit from using our scheme with energies competitive to fully serialized implementations. We demonstrate our approach on the SIMON-128 and AES-256 block ciphers
Application of a MEMS-based TRNG in a chaotic stream cipher
In this work, we used a sensor-based True Random Number Generator in order to generate keys for a stream cipher based on a recently published hybrid algorithm mixing Skew Tent Map and a Linear Feedback Shift Register. The stream cipher was implemented and tested in a Field Programmable Gate Array (FPGA) and was able to generate 8-bit width data streams at a clock frequency of 134 MHz, which is fast enough for Gigabit Ethernet applications. An exhaustive cryptanalysis was completed, allowing us to conclude that the system is secure. The stream cipher was compared with other chaotic stream ciphers implemented on similar platforms in terms of area, power consumption, and throughput
Recommended from our members
EFFICIENT HARDWARE PRIMITIVES FOR SECURING LIGHTWEIGHT SYSTEMS
In the era of IoT and ubiquitous computing, the collection and communication of sensitive data is increasingly being handled by lightweight Integrated Circuits. Efficient hardware implementations of crytographic primitives for resource constrained applications have become critical, especially block ciphers which perform fundamental operations such as encryption, decryption, and even hashing. We study the efficiency of block ciphers under different implementation styles. For low latency applications that use unrolled block cipher implementations, we design a glitch filter to reduce energy consumption. For lightweight applications, we design a novel architecture for the widely used AES cipher. The design eliminates inefficiencies in data movement and clock activity, thereby significantly improving energy efficiency over state-of-the-art architectures. Apart from efficiency, vulnerability to implementation attacks are a concern, which we mitigate by our randomization capable lightweight AES architecture. We fabricate our designs in a commercial 16nm FinFET technology and present measured testchip data on energy consumption and side channel resistance. Finally, we address the problem of supply chain security by using image processing techniques to extract fingerprints from surface texture of plastic IC packages for IC authentication and counterfeit prevention. Collectively these works present efficient and cost effective solutions to secure lightweight systems
Novel Area-Efficient and Flexible Architectures for Optimal Ate Pairing on FPGA
While FPGA is a suitable platform for implementing cryptographic algorithms,
there are several challenges associated with implementing Optimal Ate pairing
on FPGA, such as security, limited computing resources, and high power
consumption. To overcome these issues, this study introduces three approaches
that can execute the optimal Ate pairing on Barreto-Naehrig curves using
Jacobean coordinates with the goal of reaching 128-bit security on the Genesys
board. The first approach is a pure software implementation utilizing the
MicroBlaze processor. The second involves a combination of software and
hardware, with key operations in and being transformed into
IP cores for the MicroBlaze. The third approach builds on the second by
incorporating parallelism to improve the pairing process. The utilization of
multiple MicroBlaze processors within a single system offers both versatility
and parallelism to speed up pairing calculations. A variety of methods and
parameters are used to optimize the pairing computation, including Montgomery
modular multiplication, the Karatsuba method, Jacobean coordinates, the Complex
squaring method, sparse multiplication, squaring in , and
the addition chain method. The proposed systems are designed to efficiently
utilize limited resources in restricted environments, while still completing
tasks in a timely manner.Comment: 13 pages, 8 figures, and 5 table
Recommended from our members
Cryptoraptor : high throughput reconfigurable cryptographic processor for symmetric key encryption and cryptographic hash functions
textIn cryptographic processor design, the selection of functional primitives and connection structures between these primitives are extremely crucial to maximize throughput and flexibility. Hence, detailed analysis on the specifications and requirements of existing crypto-systems plays a crucial role in cryptographic processor design. This thesis provides the most comprehensive literature review that we are aware of on the widest range of existing cryptographic algorithms, their specifications, requirements, and hardware structures. In the light of this analysis, it also describes a high performance, low power, and highly flexible cryptographic processor, Cryptoraptor, that is designed to support both today's and tomorrow's encryption standards. To the best of our knowledge, the proposed cryptographic processor supports the widest range of cryptographic algorithms compared to other solutions in the literature and is the only crypto-specific processor targeting the future standards as well. Unlike previous work, we aim for maximum throughput for all known encryption standards, and to support future standards as well. Our 1GHz design achieves a peak throughput of 128Gbps for AES-128 which is competitive with ASIC designs and has 25X and 160X higher throughput per area than CPU and GPU solutions, respectively.Electrical and Computer Engineerin
A quantum-resistant advanced metering infrastructure
This dissertation focuses on discussing and implementing a Quantum-Resistant Advanced
Metering Infrastructure (QR-AMI) that employs quantum-resistant asymmetric and symmetric
cryptographic schemes to withstand attacks from both quantum and classical computers. The
proposed solution involves the integration of Quantum-Resistant Dedicated Cryptographic
Modules (QR-DCMs) within Smart Meters (SMs). These QR-DCMs are designed to embed
quantum-resistant cryptographic schemes suitable for AMI applications. In this sense, it
investigates quantum-resistant asymmetric cryptographic schemes based on strong cryptographic
principles and a lightweight approach for AMIs. In addition, it examines the practical deployment
of quantum-resistant schemes in QR-AMIs. Two candidates from the National Institute of
Standards and Technology (NIST) post-quantum cryptography (PQC) standardization process,
FrodoKEM and CRYSTALS-Kyber, are assessed due to their adherence to strong cryptographic
principles and lightweight approach. The feasibility of embedding these schemes within QRDCMs in an AMI context is evaluated through software implementations on low-cost hardware,
such as microcontroller and processor, and hardware/software co-design implementations using
System-on-a-Chip (SoC) devices with Field-Programmable Gate Array (FPGA) components.
Experimental results show that the execution time for FrodoKEM and CRYSTALS-Kyber schemes
on SoC FPGA devices is at least one-third faster than software implementations. Furthermore, the
achieved execution time and resource usage demonstrate the viability of these schemes for AMI
applications. The CRYSTALS-Kyber scheme appears to be a superior choice in all scenarios,
except when strong cryptographic primitives are necessitated, at least theoretically. Due to the
lack of off-the-shelf SMs supporting quantum-resistant asymmetric cryptographic schemes, a QRDCM embedding quantum-resistant scheme is implemented and evaluated. Regarding hardware
selection for QR-DCMs, microcontrollers are preferable in situations requiring reduced processing
power, while SoC FPGA devices are better suited for those demanding high processing power.
The resource usage and execution time outcomes demonstrate the feasibility of implementing
AMI based on QR-DCMs (i.e., QR-AMI) using microcontrollers or SoC FPGA devices.Esta tese de doutorado foca na discussão e implementação de uma Infraestrutura de Medição
Avançada com Resistência Quântica (do inglês, Quantum-Resistant Advanced Metering Infrastructure - QR-AMI), que emprega esquemas criptográficos assimétricos e simétricos com
resistência quântica para suportar ataques proveniente tanto de computadores quânticos, como
clássicos. A solução proposta envolve a integração de um Módulo Criptográfico Dedicado
com Resistência Quântica (do inglês, Quantum-Resistant Dedicated Cryptographic Modules
- QR-DCMs) com Medidores Inteligentes (do inglês, Smart Meter - SM). Os QR-DCMs são
projetados para embarcar esquemas criptográficos com resistência quântica adequados para
aplicação em AMI. Nesse sentido, é investigado esquemas criptográficos assimétricos com
resistência quântica baseado em fortes princípios criptográficos e abordagem com baixo uso
de recursos para AMIs. Além disso, é analisado a implantação prática de um esquema com
resistência quântica em QR-AMIs. Dois candidatos do processo de padronização da criptografia
pós-quântica (do inglês, post-quantum cryptography - PQC) do Instituto Nacional de Padrões e
Tecnologia (do inglês, National Institute of Standards and Technology - NIST), FrodoKEM e
CRYSTALS-Kyber, são avaliados devido à adesão a fortes princípios criptográficos e abordagem
com baixo uso de recursos. A viabilidade de embarcar esses esquemas em QR-DCMs em um
contexto de AMI é avaliado por meio de implementação em software em hardwares de baixo
custo, como um microcontrolador e processador, e implementações conjunta hardware/software
usando um sistema em um chip (do inglês, System-on-a-Chip - SoC) com Arranjo de Porta
Programável em Campo (do inglês, Field-Programmable Gate Array - FPGA). Resultados
experimentais mostram que o tempo de execução para os esquemas FrodoKEM e CRYSTALSKyber em dispositivos SoC FPGA é, ao menos, um terço mais rápido que implementações em
software. Além disso, os tempos de execuções atingidos e o uso de recursos demonstram a
viabilidade desses esquemas para aplicações em AMI. O esquema CRYSTALS-Kyber parece
ser uma escolha superior em todos os cenários, exceto quando fortes primitivas criptográficas
são necessárias, ao menos teoricamente. Devido à falta de SMs no mercado que suportem
esquemas criptográficos assimétricos com resistência quântica, um QR-DCM embarcando
esquemas com resistência quântica é implementado e avaliado. Quanto à escolha do hardware
para os QR-DCMs, microcontroladores são preferíveis em situações que requerem poder de
processamento reduzido, enquanto dispositivos SoC FPGA são mais adequados para quando é
demandado maior poder de processamento. O uso de recurso e o resultado do tempo de execução
demonstram a viabilidade da implementação de AMI baseada em QR-DCMs, ou seja, uma
QR-AMI, usando microcontroladores e dispositivos SoC FPGA
Efficient and Secure Implementations of Lightweight Symmetric Cryptographic Primitives
This thesis is devoted to efficient and secure implementations of lightweight symmetric cryptographic primitives for resource-constrained devices such as wireless sensors and actuators that are typically deployed in remote locations. In this setting, cryptographic algorithms must consume few computational resources and withstand a large variety of attacks, including side-channel attacks.
The first part of this thesis is concerned with efficient software implementations of lightweight symmetric algorithms on 8, 16, and 32-bit microcontrollers. A first contribution of this part is the development of FELICS, an open-source benchmarking framework that facilitates the extraction of comparative performance figures from implementations of lightweight ciphers. Using FELICS, we conducted a fair evaluation of the implementation properties of 19 lightweight block ciphers in the context of two different usage scenarios, which are representatives for common security services in the Internet of Things (IoT). This study gives new insights into the link between the structure of a cryptographic algorithm and the performance it can achieve on embedded microcontrollers. Then, we present the SPARX family of lightweight ciphers and describe the impact of software efficiency in the process of shaping three instances of the family. Finally, we evaluate the cost of the main building blocks of symmetric algorithms to determine which are the most efficient ones. The contributions of this part are particularly valuable for designers of lightweight ciphers, software and security engineers, as well as standardization organizations.
In the second part of this work, we focus on side-channel attacks that exploit the power consumption or the electromagnetic emanations of embedded devices executing unprotected implementations of lightweight algorithms. First, we evaluate different selection functions in the context of Correlation Power Analysis (CPA) to infer which operations are easy to attack. Second, we show that most implementations of the AES present in popular open-source cryptographic libraries are vulnerable to side-channel attacks such as CPA, even in a network protocol scenario where the attacker has limited control of the input. Moreover, we describe an optimal algorithm for recovery of the master key using CPA attacks. Third, we perform the first electromagnetic vulnerability analysis of Thread, a networking stack designed to facilitate secure communication between IoT devices.
The third part of this thesis lies in the area of side-channel countermeasures against power and electromagnetic analysis attacks. We study efficient and secure expressions that compute simple bitwise functions on Boolean shares. To this end, we describe an algorithm for efficient search of expressions that have an optimal cost in number of elementary operations. Then, we introduce optimal expressions for first-order Boolean masking of bitwise AND and OR operations. Finally, we analyze the performance of three lightweight block ciphers protected using the optimal expressions