1,883 research outputs found
A Survey of Clock Synchronization Over Packet-Switched Networks
Clock synchronization is a prerequisite for the realization of emerging applications in various domains such as industrial automation and the intelligent power grid. This paper surveys the standardized protocols and technologies for providing synchronization of devices connected by packet-switched networks. A review of synchronization impairments and the state-of-the-art mechanisms to improve the synchronization accuracy is then presented. Providing microsecond to sub-microsecond synchronization accuracy under the presence of asymmetric delays in a cost-effective manner is a challenging problem, and still an open issue in many application scenarios. Further, security is of significant importance for systems where timing is critical. The security threats and solutions to protect exchanged synchronization messages are also discussed
NIKEL_AMC: Readout electronics for the NIKA2 experiment
The New Iram Kid Arrays-2 (NIKA2) instrument has recently been installed at
the IRAM 30 m telescope. NIKA2 is a state-of-art instrument dedicated to
mm-wave astronomy using microwave kinetic inductance detectors (KID) as
sensors. The three arrays installed in the camera, two at 1.25 mm and one at
2.05 mm, feature a total of 3300 KIDs. To instrument these large array of
detectors, a specifically designed electronics, composed of 20 readout boards
and hosted in three microTCA crates, has been developed. The implemented
solution and the achieved performances are presented in this paper. We find
that multiplexing factors of up to 400 detectors per board can be achieved with
homogeneous performance across boards in real observing conditions, and a
factor of more than 3 decrease in volume with respect to previous generations.Comment: 21 pages; 16 figure
Canadian Hydrogen Intensity Mapping Experiment (CHIME) Pathfinder
A pathfinder version of CHIME (the Canadian Hydrogen Intensity Mapping
Experiment) is currently being commissioned at the Dominion Radio Astrophysical
Observatory (DRAO) in Penticton, BC. The instrument is a hybrid cylindrical
interferometer designed to measure the large scale neutral hydrogen power
spectrum across the redshift range 0.8 to 2.5. The power spectrum will be used
to measure the baryon acoustic oscillation (BAO) scale across this poorly
probed redshift range where dark energy becomes a significant contributor to
the evolution of the Universe. The instrument revives the cylinder design in
radio astronomy with a wide field survey as a primary goal. Modern low-noise
amplifiers and digital processing remove the necessity for the analog
beamforming that characterized previous designs. The Pathfinder consists of two
cylinders 37\,m long by 20\,m wide oriented north-south for a total collecting
area of 1,500 square meters. The cylinders are stationary with no moving parts,
and form a transit instrument with an instantaneous field of view of
100\,degrees by 1-2\,degrees. Each CHIME Pathfinder cylinder has a
feedline with 64 dual polarization feeds placed every 30\,cm which
Nyquist sample the north-south sky over much of the frequency band. The signals
from each dual-polarization feed are independently amplified, filtered to
400-800\,MHz, and directly sampled at 800\,MSps using 8 bits. The correlator is
an FX design, where the Fourier transform channelization is performed in FPGAs,
which are interfaced to a set of GPUs that compute the correlation matrix. The
CHIME Pathfinder is a 1/10th scale prototype version of CHIME and is designed
to detect the BAO feature and constrain the distance-redshift relation.Comment: 20 pages, 12 figures. submitted to Proc. SPIE, Astronomical
Telescopes + Instrumentation (2014
A Survey on IEEE 1588 Implementation for RISC-V Low-Power Embedded Devices
IEEE 1588, also known as the Precision Time Protocol (PTP), is a standard protocol for clock synchronization in distributed systems. While it is not architecture-specific, implementing IEEE 1588 on Reduced Instruction Set Computer-V (RISC-V) low-power embedded devices demands considering the system requirements and available resources. This paper explores various approaches and techniques to achieve accurate time synchronization in such instruments. The analysis covers software and hardware implementations, discussing each method’s challenges, benefits, and trade-offs. By examining the state-of-the-art in this field, this paper provides valuable insights and guidance for researchers and engineers working on time-critical applications in RISC-V-based embedded systems, aiding in selecting the most-suitable stack for their designs.This work was partially supported by the ECSEL Joint Undertaking in the H2020 project IMOCO4.E, grant agreement No.10100731, and by the Basque Government within the fund for research groups of the Basque University System IT1440-22 and KK-2023/00015
TSN-FlexTest: Flexible TSN Measurement Testbed (Extended Version)
Robust, reliable, and deterministic networks are essential for a variety of
applications. In order to provide guaranteed communication network services,
Time-Sensitive Networking (TSN) unites a set of standards for
time-synchronization, flow control, enhanced reliability, and management. We
design the TSN-FlexTest testbed with generic commodity hardware and open-source
software components to enable flexible TSN measurements. We have conducted
extensive measurements to validate the TSN-FlexTest testbed and to examine TSN
characteristics. The measurements provide insights into the effects of TSN
configurations, such as increasing the number of synchronization messages for
the Precision Time Protocol, indicating that a measurement accuracy of 15 ns
can be achieved. The TSN measurements included extensive evaluations of the
Time-aware Shaper (TAS) for sets of Tactile Internet (TI) packet traffic
streams. The measurements elucidate the effects of different scheduling and
shaping approaches, while revealing the need for pervasive network control that
synchronizes the sending nodes with the network switches. We present the first
measurements of distributed TAS with synchronized senders on a commodity
hardware testbed, demonstrating the same Quality-of-Service as with dedicated
wires for high-priority TI streams despite a 200% over-saturation cross traffic
load. The testbed is provided as an open-source project to facilitate future
TSN research.Comment: 30 pages, 18 figures, 6 tables, IEEE TNSM, in print, 2024. Shorter
version in print in IEEE Trans. on Network and Service Management (see
related DOI below
Investigating Performance and Reliability of Process Bus Networks for Digital Protective Relaying
To reduce the cost of complex and long copper wiring, as well as to achieve flexibility in signal communications, IEC 61850 part 9-2 proposes a process bus communication network between process level switchyard equipments, and bay level protection and control (P&C) Intelligent Electronic Devices (IEDs). After successful implementation of Ethernet networks for IEC 61850 standard part 8-1 (station bus) at several substations worldwide, major manufacturers are currently working on the development of interoperable products for the IEC 61850-9-2 based process bus. The major technical challenges for applying Ethernet networks at process level include: 1) the performance of time critical messages for protection applications; 2) impacts of process bus Ethernet networks on the reliability of substation protection systems.
This work starts with the performance analysis in terms of time critical Sampled Value (SV) messages loss and/or delay over the IEC 61850-9-2 process bus networks of a typical substation. Unlike GOOSE, the SV message is not repeated several times, and therefore, there is no assurance that each SV message will be received from the process bus network at protection IEDs. Therefore, the detailed modeling of IEC 61850 based substation protection devices, communication protocols, and packet format is carried out using an industry-trusted simulation tool OPNET, to study and quantify number of SV loss and delay over the process bus.
The impact of SV loss/delay on digital substation protection systems is evident, and recognized by several manufacturers. Therefore, a sample value estimation algorithm is developed in order to enhance the performance of digital substation protection functions by estimating the lost and delayed sampled values. The error of estimation is evaluated in detail considering several scenarios of power system relaying. The work is further carried out to investigate the possible impact of SV loss/delay on protection functions, and test the proposed SV estimation algorithm using the hardware setup. Therefore, a state-of-the-art process bus laboratory with the protection IEDs and merging unit playback simulator using industrial computers on the QNX hard-real-time platform, is developed for a typical IEC 61850-9-2 based process bus network. Moreover, the proposed SV estimation algorithm is implemented as a part of bus differential and transmission line distance protection IEDs, and it is tested using the developed experimental setup for various SV loss/delay scenarios and power system fault conditions.
In addition to the performance analysis, this work also focuses on the reliability aspects of protection systems with process bus communication network. To study the impact of process bus communication on reliability indices of a substation protection function, the detailed reliability modeling and analysis is carried out for a typical substation layout. First of all, reliability analysis is done using Reliability Block Diagrams (RBD) considering various practical process bus architectures, as well as, time synchronization techniques. After obtaining important failure rates from the RBD, an extended Markov model is proposed to analyze the reliability indices of protection systems, such as, protection unavailability, abnormal unavailability, and loss of security. It is shown with the proposed Markov model that the implementation of sampled value estimation improves the reliability indices of a protection system
Methodology of the direct measurement of the switching latency
The article provides a measurement methodology based on the related RFCs. It brings a solution of determining the switching latency on
the physical layer using common measuring devices. As a proof of concept were done a number of the experimental measurements, including
analysis of the results. Switching latency is an important performance parameter which participates in the decision-making whether to deploy the
switch to low-latency environments. This is especially important in industrial networks for real-time systems involving smart grids. Determine the
value of the switching latency is also an important step in the eventual deployment of the OpenFlow technology on this field.Scopus897635
- …