758 research outputs found
Continuous-time acquisition of biosignals using a charge-based ADC topology
This paper investigates continuous-time (CT) signal acquisition as an activity-dependent and nonuniform sampling alternative to conventional fixed-rate digitisation. We demonstrate the applicability to biosignal representation by quantifying the achievable bandwidth saving by nonuniform quantisation to commonly recorded biological signal fragments allowing a compression ratio of ≈5 and 26 when applied to electrocardiogram and extracellular action potential signals, respectively. We describe several desirable properties of CT sampling, including bandwidth reduction, elimination/reduction of quantisation error, and describe its impact on aliasing. This is followed by demonstration of a resource-efficient hardware implementation. We propose a novel circuit topology for a charge-based CT analogue-to-digital converter that has been optimized for the acquisition of neural signals. This has been implemented in a commercially available 0.35 μm CMOS technology occupying a compact footprint of 0.12 mm 2 . Silicon verified measurements demonstrate an 8-bit resolution and a 4 kHz bandwidth with static power consumption of 3.75 μW from a 1.5 V supply. The dynamic power dissipation is completely activity-dependent, requiring 1.39 pJ energy per conversion
Generation and Analysis of Constrained Random Sampling Patterns
Random sampling is a technique for signal acquisition which is gaining
popularity in practical signal processing systems. Nowadays, event-driven
analog-to-digital converters make random sampling feasible in practical
applications. A process of random sampling is defined by a sampling pattern,
which indicates signal sampling points in time. Practical random sampling
patterns are constrained by ADC characteristics and application requirements.
In this paper authors introduce statistical methods which evaluate random
sampling pattern generators with emphasis on practical applications.
Furthermore, the authors propose a new random pattern generator which copes
with strict practical limitations imposed on patterns, with possibly minimal
loss in randomness of sampling. The proposed generator is compared with
existing sampling pattern generators using the introduced statistical methods.
It is shown that the proposed algorithm generates random sampling patterns
dedicated for event-driven-ADCs better than existed sampling pattern
generators. Finally, implementation issues of random sampling patterns are
discussed.Comment: 29 pages, 12 figures, submitted to Circuits, Systems and Signal
Processing journa
Noise Characterization and Filtering in the MicroBooNE Liquid Argon TPC
The low-noise operation of readout electronics in a liquid argon time
projection chamber (LArTPC) is critical to properly extract the distribution of
ionization charge deposited on the wire planes of the TPC, especially for the
induction planes. This paper describes the characteristics and mitigation of
the observed noise in the MicroBooNE detector. The MicroBooNE's single-phase
LArTPC comprises two induction planes and one collection sense wire plane with
a total of 8256 wires. Current induced on each TPC wire is amplified and shaped
by custom low-power, low-noise ASICs immersed in the liquid argon. The
digitization of the signal waveform occurs outside the cryostat. Using data
from the first year of MicroBooNE operations, several excess noise sources in
the TPC were identified and mitigated. The residual equivalent noise charge
(ENC) after noise filtering varies with wire length and is found to be below
400 electrons for the longest wires (4.7 m). The response is consistent with
the cold electronics design expectations and is found to be stable with time
and uniform over the functioning channels. This noise level is significantly
lower than previous experiments utilizing warm front-end electronics.Comment: 36 pages, 20 figure
Recommended from our members
Energy-Efficient Time-Based Encoders and Digital Signal Processors in Continuous Time
Continuous-time (CT) data conversion and continuous-time digital signal processing (DSP) are an interesting alternative to conventional methods of signal conversion and processing. This alternative proposes time-based encoding that may not suffer from aliasing; shows superior spectral properties (e.g. no quantization noise floor); and enables time-based, event-driven, flexible signal processing using digital circuits, thus scaling well with technology. Despite these interesting features, this approach has so far been limited by the CT encoder, due to both its relatively poor energy efficiency and the constraints it imposes on the subsequent CT DSP. In this thesis, we present three principles that address these limitations and help improve the CT ADC/DSP system.
First, an adaptive-resolution encoding scheme that achieves first-order reconstruction with simple circuitry is proposed. It is shown that for certain signals, the scheme can significantly reduce the number of samples generated per unit of time for a given accuracy compared to schemes based on zero-order-hold reconstruction, thus promising to lead to low dynamic power dissipation at the system level.
Presented next is a novel time-based CT ADC architecture, and associated encoding scheme, that allows a compact, energy-efficient circuit implementation, and achieves first-order quantization error spectral shaping. The design of a test chip, implemented in a 0.65-V 28-nm FDSOI process, that includes this CT ADC and a 10-tap programmable FIR CT DSP to process its output is described. The system achieves 32 dB – 42 dB SNDR over a 10 MHz – 50 MHz bandwidth, occupies 0.093 mm2, and dissipates 15 µW–163 µW as the input amplitude goes from zero to full scale.
Finally, an investigation into the possibility of CT encoding using voltage-controlled oscillators is undertaken, and it leads to a CT ADC/DSP system architecture composed primarily of asynchronous digital delays. The latter makes the system highly digital and technology-scaling-friendly and, hence, is particularly attractive from the point of view of technology migration. The design of a test chip, where this delay-based CT ADC/DSP system architecture is used to implement a 16-tap programmable FIR filter, in a 1.2-V 28-nm FDSOI process, is described. Simulations show that the system will achieve a 33 dB – 40 dB SNDR over a 600 MHz bandwidth, while dissipating 4 mW
Design and development of auxiliary components for a new two-stroke, stratified-charge, lean-burn gasoline engine
A unique stepped-piston engine was developed by a group of research engineers at Universiti Teknologi Malaysia (UTM), from 2003 to 2005. The development work undertaken by them engulfs design, prototyping and evaluation over a predetermined period of time which was iterative and challenging in nature. The main objective of the program is to demonstrate local R&D capabilities on small engine work that is able to produce mobile powerhouse of comparable output, having low-fuel consumption and acceptable emission than its crankcase counterpart of similar displacement. A two-stroke engine work was selected as it posses a number of technological challenges, increase in its thermal efficiency, which upon successful undertakings will be useful in assisting the group in future powertrain undertakings in UTM. In its carbureted version, the single-cylinder aircooled engine incorporates a three-port transfer system and a dedicated crankcase breather. These features will enable the prototype to have high induction efficiency and to behave very much a two-stroke engine but equipped with a four-stroke crankcase lubrication system. After a series of analytical work the engine was subjected to a series of laboratory trials. It was also tested on a small watercraft platform with promising indication of its flexibility of use as a prime mover in mobile platform. In an effort to further enhance its technology features, the researchers have also embarked on the development of an add-on auxiliary system. The system comprises of an engine control unit (ECU), a directinjector unit, a dedicated lubricant dispenser unit and an embedded common rail fuel unit. This support system was incorporated onto the engine to demonstrate the finer points of environmental-friendly and fuel economy features. The outcome of this complete package is described in the report, covering the methodology and the final characteristics of the mobile power plant
PWM controller design with Zynq SoC
The project is the development of a digital pulse-width modulation controller using Zynq technology, a system-on-chip that integrates a processor and programmable logic components.
This technology enables offloading data processing to the hardware, to obtain the parallelization and acceleration of the control system to achieve a faster response. It also allows the creation of specific subsystems for tasks such as data flow, event synchronization, and management of input and output commands.
The system can control up to two variable of a process through a dual mode control loop, which is implemented using a combination of software and hardware.
The software can execute a configuration program and then run a high-level control algorithm that can be potentially complex.
On the other hand, the programmable logic is pre-configured using a hardware description language that the compiler translates for the specific technology employed.
By doing so, the project is flexible because both the hardware and software can be reprogrammed according to the requirements. These requirements can vary in nature, including increased performance, compatibility with interfacing devices, or the need to isolate subsystems for function verification.
Finally, it was possible to verify the system and its components at each development stage, both internally using integrated logic analyzers and with the hardware-in-the-loop methodology.The project is the development of a digital pulse-width modulation controller using Zynq technology, a system-on-chip that integrates a processor and programmable logic components.
This technology enables offloading data processing to the hardware, to obtain the parallelization and acceleration of the control system to achieve a faster response. It also allows the creation of specific subsystems for tasks such as data flow, event synchronization, and management of input and output commands.
The system can control up to two variable of a process through a dual mode control loop, which is implemented using a combination of software and hardware.
The software can execute a configuration program and then run a high-level control algorithm that can be potentially complex.
On the other hand, the programmable logic is pre-configured using a hardware description language that the compiler translates for the specific technology employed.
By doing so, the project is flexible because both the hardware and software can be reprogrammed according to the requirements. These requirements can vary in nature, including increased performance, compatibility with interfacing devices, or the need to isolate subsystems for function verification.
Finally, it was possible to verify the system and its components at each development stage, both internally using integrated logic analyzers and with the hardware-in-the-loop methodology
Response of tall buildings to weak long distance earthquakes
This is the peer reviewed version of the article, which has been published in final form at DOI 10.1002/eqe.32. This article may be used for non-commercial purposes in accordance with Wiley Terms and Conditions for Self-Archiving.In the last decade, two tall buildings in Singapore were instrumented with accelerometers and anemometers for the original purpose of identifying the characteristics and effects of wind loading. During the monitoring it became clear that the largest acceleration responses should result from ground motions due to earthquakes having magnitudes between 6 and 8 and epicentres at least 350 km distant. The paper describes the strategy for identifying and capturing the signals from distant tremors, which depends on tracking the RMS response levels in the second vibration mode. Characteristics of some recorded signals are given. While response levels are generally small, the frequency content coincides with the range of fundamental mode frequencies for high rise residential buildings. The validity of using a tall building as a ‘weak-motion’ seismograph is discussed by considering the mode shape of the building and the measured transfer function between basement and roof responses
Low power 9-bit 500 kS/s 2-stage cyclic ADC using OTA variable bias current
This paper presents a 9-bit, 2-stage cyclic analog to digital converter (ADC) with a variable bias current control circuitry to reduce its power dissipation. Each stage outputs a three-bit digital word and the circuit requires four subcycles to perform a whole conversion. Since the accuracy required is higher in the first stage and first subcycle and decreases in subsequent cycles, the bias current of each operational transconductance amplifier is regulated depending on the subcycle of the conversion process. The resolution and sampling frequency of the converter make it suitable to be integrated with 8-bit CMOS imagers with column-parallel ADC architectures. The ADC has been designed using a 1.2 V 110 nm CMOS technology and the circuit consumes 27.9 µW at a sampling rate of 500 kS/s. At this sampling rate and at a 32 kHz input frequency, the circuit achieves 56 dB of SNDR and 9 bit ENOB. The Figure of Merit is 109 fJ/step.This work has been partially funded by Spanish Ministerio de Ciencia e Innovación (MCI), Agencia Estatal de Investigación (AEI) and European Region Development Fund (ERDF/FEDER) under grant RTI2018-097088-B-C3
Recommended from our members
Continuous-Time and Companding Digital Signal Processors Using Adaptivity and Asynchronous Techniques
The fully synchronous approach has been the norm for digital signal processors (DSPs) for many decades. Due to its simplicity, the classical DSP structure has been used in many applications. However, due to its rigid discrete-time operation, a classical DSP has limited efficiency or inadequate resolution for some emerging applications, such as processing of multimedia and biological signals. This thesis proposes fundamentally new approaches to designing DSPs, which are different from the classical scheme. The defining characteristic of all new DSPs examined in this thesis is the notion of "adaptivity" or "adaptability." Adaptive DSPs dynamically change their behavior to adjust to some property of their input stream, for example the rate of change of the input. This thesis presents both enhancements to existing adaptive DSPs, as well as new adaptive DSPs. The main class of DSPs that are examined throughout the thesis are continuous-time (CT) DSPs. CT DSPs are clock-less and event-driven; they naturally adapt their activity and power consumption to the rate of their inputs. The absence of a clock also provides a complete avoidance of aliasing in the frequency domain, hence improved signal fidelity. The core of this thesis deals with the complete and systematic design of a truly general-purpose CT DSP. A scalable design methodology for CT DSPs is presented. This leads to the main contribution of this thesis, namely a new CT DSP chip. This chip is the first general-purpose CT DSP chip, able to process many different classes of CT and synchronous signals. The chip has the property of handling various types of signals, i.e. various different digital modulations, both synchronous and asynchronous, without requiring any reconfiguration; such property is presented for the first time CT DSPs and is impossible for classical DSPs. As opposed to previous CT DSPs, which were limited to using only one type of digital format, and whose design was hard to scale for different bandwidths and bit-widths, this chip has a formal, robust and scalable design, due to the systematic usage of asynchronous design techniques. The second contribution of this thesis is a complete methodology to design adaptive delay lines. In particular, it is shown how to make the granularity, i.e. the number of stages, adaptive in a real-time delay line. Adaptive granularity brings about a significant improvement in the line's power consumption, up to 70% as reported by simulations on two design examples. This enhancement can have a direct large power impact on any CT DSP, since a delay line consumes the majority of a CT DSP's power. The robust methodology presented in this thesis allows safe dynamic reconfiguration of the line's granularity, on-the-fly and according to the input traffic. As a final contribution, the thesis also examines two additional DSPs: one operating the CT domain and one using the companding technique. The former operates only on level-crossing samples; the proposed methodology shows a potential for high-quality outputs by using a complex interpolation function. Finally, a companding DSP is presented for MPEG audio. Companding DSPs adapt their dynamic range to the amplitude of their input; the resulting can offer high-quality outputs even for small inputs. By applying companding to MPEG DSPs, it is shown how the DSP distortion can be made almost inaudible, without requiring complex arithmetic hardware
- …