217 research outputs found
Advanced flight computer. Special study
This report documents a special study to define a 32-bit radiation hardened, SEU tolerant flight computer architecture, and to investigate current or near-term technologies and development efforts that contribute to the Advanced Flight Computer (AFC) design and development. An AFC processing node architecture is defined. Each node may consist of a multi-chip processor as needed. The modular, building block approach uses VLSI technology and packaging methods that demonstrate a feasible AFC module in 1998 that meets that AFC goals. The defined architecture and approach demonstrate a clear low-risk, low-cost path to the 1998 production goal, with intermediate prototypes in 1996
From plasma to beefarm: Design experience of an FPGA-based multicore prototype
In this paper, we take a MIPS-based open-source uniprocessor soft core, Plasma, and extend it to obtain the Beefarm infrastructure for FPGA-based multiprocessor emulation, a popular research topic of the last few years both in the FPGA and the computer architecture communities. We discuss various design tradeoffs and we demonstrate superior scalability through experimental results compared to traditional software instruction set simulators. Based on our experience of designing and building a complete FPGA-based multiprocessor emulation system that supports run-time and compiler infrastructure and on the actual executions of our experiments running Software Transactional Memory (STM) benchmarks, we comment on the pros, cons and future trends of using hardware-based emulation for research.Peer ReviewedPostprint (author's final draft
Selection of a new hardware and software platform for railway interlocking
The interlocking system is one of the main actors for safe railway transportation. In most cases, the whole system is supplied by a single vendor. The recent regulations from the European Union direct for an “open” architecture to invite new game changers and reduce life-cycle costs.
The objective of the thesis is to propose an alternative platform that could replace a legacy interlocking system. In the thesis, various commercial off-the-shelf hardware and software products are studied which could be assembled to compose an alternative interlocking platform. The platform must be open enough to adapt to any changes in the constituent elements and abide by the proposed baselines of new standardization initiatives, such as ERTMS, EULYNX, and RCA. In this thesis, a comparative study is performed between these products based on hardware capacity, architecture, communication protocols, programming tools, security, railway certifications, life-cycle issues, etc
Digital signal processor fundamentals and system design
Digital Signal Processors (DSPs) have been used in accelerator systems for more than fifteen years and have largely contributed to the evolution towards digital technology of many accelerator systems, such as machine protection, diagnostics and control of beams, power supply and motors. This paper aims at familiarising the reader with DSP fundamentals, namely DSP characteristics and processing development. Several DSP examples are given, in particular on Texas Instruments DSPs, as they are used in the DSP laboratory companion of the lectures this paper is based upon. The typical system design flow is described; common difficulties, problems and choices faced by DSP developers are outlined; and hints are given on the best solution
1. Introduction
For personal use only. Please do not repost or distribute
Multiprocessor platform using LEON3 processor
The recent advances in embedded systems world, lead us to more complex systems with
application specific blocks (IP cores), the System on Chip (SoC) devices. A good example
of these complex devices can be encountered in the cell phones that can have image processing
cores, communication cores, memory card cores, and others.
The need of augmenting systems’ processing performance with lowest power, leads to a
concept of Multiprocessor System on Chip (MSoC) in which the execution of multiple
tasks can be distributed along various processors.
This thesis intends to address the creation of a synthesizable multiprocessing system to be
placed in a FPGA device, providing a good flexibility to tailor the system to a specific application.
To deliver a multiprocessing system, will be used the synthesisable 32-bit
SPARC V8 compliant, LEON3 processor.Os avanços recentes no mundo dos sistemas embebidos levam-nos a sistemas mais
complexos com blocos para aplicações específicas (IP cores), os dispositivos System on
Chip (SoC). Um bom exemplo destes complexos dispositivos pode ser encontrado nos
telemóveis, que podem conter cores de processamento de imagem, cores de comunicações,
cores para cartões de memória, entre outros.
A necessidade de aumentar o desempenho dos sistemas de processamento com o menor
consumo possível, leva ao conceito de Multiprocessor System on Chip (MSoC) em que a
execução de múltiplas tarefas pode ser distribuída por vários processadores.
Esta Tese pretende abordar a criação de um sistema de multiprocessamento sintetizável
para ser colocado numa FPGA, proporcionando uma boa flexibilidade para a adaptação do
sistema a uma aplicação específica. Para obter o sistema multiprocessamento, irá ser
utilizado o processador sintetizável SPARC V8 de 32-bit, LEON3
- …