19 research outputs found
Microwave CMOS VCOs and Front-Ends - using integrated passives on-chip and on-carrier
The increasing demand for high data rates in wireless communication systems is increasing the requirements on the transceiver front-ends, as they are pushed to utilize more and wider bands at higher frequencies. The work in this thesis is focused on receiver front-ends composed of Low Noise Amplifiers (LNAs), Mixers, and Voltage Controlled Oscillators (VCOs) operating at microwave frequencies. Traditionally, microwave electronics has used exclusive and more expensive semiconductor technologies (III-V materials). However, the rapid development of consumer electronics (e.g. video game consoles) the last decade has pushed the silicon CMOS IC technology towards even smaller feature sizes. This has resulted in high speed transistors (high fT and fmax) with low noise figures. However, as the breakdown voltages have decreased, a lower supply voltage must be used, which has had a negative impact on linearity and dynamic range. Nonetheless, todays downscaled CMOS technology is a feasible alternative for many microwave and even millimeter wave applications. The low quality factor (Q) of passive components on-chip usually limits the high frequency performance. For inductors realized in a standard CMOS process the substrate coupling results in a degraded Q. The quality factor can, however, be improved by moving the passive components off-chip and integrating them on a low loss carrier. This thesis therefore features microwave front-end and VCO designs in CMOS, where some designs have been flip-chip mounted on carriers featuring high Q inductors and low loss baluns. The thesis starts with an introduction to wireless communication, receiver architectures, front-end receiver blocks, and low loss carrier technology, followed by the included papers. The six included papers show the capability of CMOS and carrier technology at microwave frequencies: Papers II, III, and VI demonstrate fully integrated CMOS circuit designs. An LC-VCO using an accumulation mode varactor is presented in Paper II, a QVCO using 4-bit switched tuning is shown in Paper III, and a quadrature receiver front-end (including QVCO) is demonstrated in paper VI. Papers I and IV demonstrate receiver front-ends using low loss baluns on carrier for the LO and RF signals. Paper IV also includes a front-end using single-ended RF input which is converted to differential form in a novel merged LNA and balun. A VCO demonstrating the benefits of a high Q inductor on carrier is presented in Paper V
Hybrid RFID-Based System Using Active Two-Way Tags
Ultra High Frequency (UHF) Radio Frequency Identification (RFID) is a promising technology that has experienced tremendous growth by revolutionizing a variety of industry sectors and applications, such as automated data management, the tracking of a specified object, highway toll collection, library inventory tracking, multi-level asset tracking, and airport baggage control. For many RFID applications, it is desired to maximize the operating distance or read range.
This thesis proposes a design of an analog front-end architecture and the baseband controller for a Class-4 Active Two-Way (C4-ATW) RFID tag in order to maximize or increase the tracking range by implementing a tag-hopping technique. In tag-hopping, C4-ATW RFID tags power their own communication with other C4-ATW RFID tags and existing passive RFID tag while the reader\u27s functionality remains unchanged.
The simulation results indicate that the C4-ATW RFID tag can detect a minimum incident RF input power of -20 dBm at a 120 Kbps data rate. For -20 dBm input power; the achieved read range between a reader and tag is 36.7 meters at 4 W of reader power and between two tags, the read range is 2.15 meters at 25 mW tag power. Combined, the analog front end and baseband controller consume 50.3 mW of power and the area of the chip, including pads, is 854 µm x 542 µm
Study of Single-Event Transient Effects on Analog Circuits
Radiation in space is potentially hazardous to microelectronic circuits and systems such as spacecraft electronics. Transient effects on circuits and systems from high energetic particles can interrupt electronics operation or crash the systems. This phenomenon is particularly serious in complementary metal-oxide-semiconductor (CMOS) integrated circuits (ICs) since most of modern ICs are implemented with CMOS technologies. The problem is getting worse with the technology scaling down. Radiation-hardening-by-design (RHBD) is a popular method to build CMOS devices and systems meeting performance criteria in radiation environment.
Single-event transient (SET) effects in digital circuits have been studied extensively in the radiation effect community. In recent years analog RHBD has been received increasing attention since analog circuits start showing the vulnerability to the SETs due to the dramatic process scaling. Analog RHBD is still in the research stage. This study is to further study the effects of SET on analog CMOS circuits and introduces cost-effective RHBD approaches to mitigate these effects.
The analog circuits concerned in this study include operational amplifiers (op amps), comparators, voltage-controlled oscillators (VCOs), and phase-locked loops (PLLs). Op amp is used to study SET effects on signal amplitude while the comparator, the VCO, and the PLL are used to study SET effects on signal state during transition time. In this work, approaches based on multi-level from transistor, circuit, to system are presented to mitigate the SET effects on the aforementioned circuits. Specifically, RHBD approach based on the circuit level, such as the op amp, adapts the auto-zeroing cancellation technique. The RHBD comparator implemented with dual-well and triple-well is studied and compared at the transistor level. SET effects are mitigated in a LC-tank oscillator by inserting a decoupling resistor. The RHBD PLL is implemented on the system level using triple modular redundancy (TMR) approach. It demonstrates that RHBD at multi-level can be cost-effective to mitigate the SEEs in analog circuits. In addition, SETs detection approaches are provided in this dissertation so that various mitigation approaches can be implemented more effectively. Performances and effectiveness of the proposed RHBD are validated through SPICE simulations on the schematic and pulsed-laser experiments on the fabricated circuits. The proposed and tested RHBD techniques can be applied to other relevant analog circuits in the industry to achieve radiation-tolerance
Passive and active circuits in cmos technology for rf, microwave and millimeter wave applications
The permeation of CMOS technology to radio frequencies and beyond has
fuelled an urgent need for a diverse array of passive and active circuits that address the
challenges of rapidly emerging wireless applications. While traditional analog based
design approaches satisfy some applications, the stringent requirements of newly
emerging applications cannot necessarily be addressed by existing design ideas and
compel designers to pursue alternatives. One such alternative, an amalgamation of
microwave and analog design techniques, is pursued in this work.
A number of passive and active circuits have been designed using a combination
of microwave and analog design techniques. For passives, the most crucial challenge to
their CMOS implementation is identified as their large dimensions that are not
compatible with CMOS technology. To address this issue, several design techniques –
including multi-layered design and slow wave structures – are proposed and
demonstrated through experimental results after being suitably tailored for CMOS
technology. A number of novel passive structures - including a compact 10 GHz hairpin resonator, a broadband, low loss 25-35 GHz Lange coupler, a 25-35 GHz thin film
microstrip (TFMS) ring hybrid, an array of 0.8 nH and 0.4 nH multi-layered high self
resonant frequency (SRF) inductors are proposed, designed and experimentally verified.
A number of active circuits are also designed and notable experimental results
are presented. These include 3-10 GHz and DC-20 GHz distributed low noise amplifiers
(LNA), a dual wideband Low noise amplifier and 15 GHz distributed voltage controlled
oscillators (DVCO). Distributed amplifiers are identified as particularly effective in the
development of wideband receiver front end sub-systems due to their gain flatness,
excellent matching and high linearity. The most important challenge to the
implementation of distributed amplifiers in CMOS RFICs is identified as the issue of
their miniaturization. This problem is solved by using integrated multi-layered inductors
instead of transmission lines to achieve over 90% size compression compared to earlier
CMOS implementations. Finally, a dual wideband receiver front end sub-system is
designed employing the miniaturized distributed amplifier with resonant loads and
integrated with a double balanced Gilbert cell mixer to perform dual band operation. The
receiver front end measured results show 15 dB conversion gain, and a 1-dB
compression point of -4.1 dBm in the centre of band 1 (from 3.1 to 5.0 GHz) and -5.2
dBm in the centre of band 2 (from 5.8 to 8 GHz) with input return loss less than 10 dB
throughout the two bands of operation
Design of High-Speed CMOS Interface Circuits for Optical Communications
학위논문 (박사)-- 서울대학교 대학원 공과대학 전기·컴퓨터공학부, 2017. 8. 정덕균.The bandwidth requirement of wireline communications has increased ex-ponentially because of the ever-increasing demand for data centers and high-performance computing systems. However, it becomes difficult to satisfy the requirement with legacy electrical links which suffer from frequency-dependent losses due to skin effect, dielectric loss, channel reflections, and crosstalk, resulting in a severe bandwidth limitation. In order to overcome this challenge, it is necessary to introduce optical communication technology, which has been mainly used for long-reach communications, such as long-haul net-works and metropolitan area networks, to the medium- and short-reach com-munication systems. However, there still remain important issues to be resolved to facilitate the adoption of the optical technologies. The most critical challeng-es are the energy efficiency and the cost competitiveness as compared to the legacy copper-based electrical communications. One possible solution is silicon photonics that has long been investigated by a number of research groups. De-spite inherent incompatibility of silicon with the photonic world, silicon pho-tonics is promising and is the only solution that can leverage the mature CMOS technologies.
In this thesis, we summarize the current status of silicon photonics and pro-vide the prospect of the optical interconnection. We also present key circuit techniques essential to the implementation of high-speed and low-power optical receivers. And then, we propose optical receiver architectures satisfying the aforementioned requirements with novel circuit techniques.CHAPTER 1 INTRODUCTION 1
1.1 MOTIVATION 1
1.2 THESIS ORGANIZATION 6
CHAPTER 2 BACKGROUND OF OPTICAL COMMUNICATION 7
2.1 OVERVIEW OF OPTICAL LINK 7
2.2 SILICON PHOTONICS 11
2.3 HYBRID INTEGRATION 22
2.4 SILICON-BASED PHOTODIODES 28
2.4.1 BASIC TERMINOLOGY 28
2.4.2 SILICON PD 29
2.4.3 GERMANIUM PD 32
2.4.4 INTEGRATION WITH WAVEGUIDE 33
CHAPTER 3 CIRCUIT TECHNIQUES FOR OPTICAL RECEIVER 35
3.1 BASIS OF TRANSIMPEDANCE AMPLIFIER 35
3.2 TOPOLOGY OF TIA 39
3.2.1 RESISTOR-BASED TIA 39
3.2.2 COMMON-GATE-BASED TIA 41
3.2.3 FEEDBACK-BASED TIA 44
3.2.4 INVERTER-BASED TIA 47
3.2.5 INTEGRATING RECEIVER 48
3.3 BANDWIDTH EXTENSION TECHNIQUES 49
3.3.1 INDUCTOR-BASED TECHNIQUE 49
3.3.2 EQUALIZATION 61
3.4 CLOCK AND DATA RECOVERY CIRCUITS 66
3.4.1 CDR BASIC 66
3.4.2 CDR EXAMPLES 68
CHAPTER 4 LOW-POWER OPTICAL RECEIVER FRONT-END 73
4.1 OVERVIEW 73
4.2 INVERTER-BASED TIA WITH RESISTIVE FEEDBACK 74
4.3 INVERTER-BASED TIA WITH RESISTIVE AND INDUCTIVE FEEDBACK 81
4.4 CIRCUIT IMPLEMENTATION 89
4.5 MEASUREMENT RESULTS 93
CHAPTER 5 BANDWIDTH- AND POWER-SCALABLE OPTICAL RECEIVER FRONT-END 96
5.1 OVERVIEW 96
5.2 BANDWIDTH AND POWER SCALABILITY 97
5.3 GM STABILIZATION 98
5.4 OVERALL BLOCK DIAGRAM OF RECEIVER 104
5.5 MEASUREMENT RESULTS 111
CHAPTER 6 CONCLUSION 118
BIBLIOGRAPHY 120
초 록 131Docto
Recommended from our members
Monolithic Integration Piezoelectric Resonators on CMOS for Radio-Frequency and Sensing Applications
Software cognitive radios and Internet of Things (IoT) are recent interest areas that need low loss and low power consumption hardware. More specifically, the area of software cognitive radios requires that hardware be frequency agile and highly selective. Meanwhile, IoT relies on multiple low power sensor networks. By combining Complementary Metal Oxide Semiconductors (CMOS) technology with piezoelectric Micro-Electro-Mechanical Systems (MEMS), we can fabricate Systems-on-Chip (SoC) that can be used as filters or references (oscillators) and highly selective sensors.
In this work we developed a die-level compatible process for the monolithic integration of Bulk Acoustic Resonators (BAWs) on CMOS for low power, reduced area and high-quality passives for radio frequency applications. Using CMOS as a fabrication substrate some stringent requirements were added to maintain the dies and the technology’s integrity. A few of these limitations were the need for a low thermal budget fabrication process, die handling and electro-static discharge (ESD) protection. The devices were first fabricated on glass for modeling extraction that was later used for the design of the integrated circuits (IC). Three integrated circuits were designed as substrates for the integration using IBM’s 180nm and TSMC’s 65nm technology. A monolithic BAW oscillator with a resonance frequency of 1.8GHz was demonstrated with an FOM ~186dBc/Hz, comparable to other academia work.
Using the developed process, a membrane BAW structure (FBAR) was integrated as well. Using a susceptor coating and zinc oxide’s (ZnO) high temperature coefficient of frequency (TCF) the device was studied as an alternative uncooled infrared sensor. Finally, a reprogrammable IC and an RF PCB were designed for volatile organic compound (VOC) testing using self-assembled monolayers (SAMs) as the absorber layer
WIRELESS POWER MANAGEMENT CIRCUITS FOR BIOMEDICAL IMPLANTABLE SYSTEMS
Ph.DDOCTOR OF PHILOSOPH
Ultra-High Q-Factor Silicon Resonator for High Frequency Oscillators
The thesis focuses on the investigation and characterisation of ultra-high Q-factor low loss Silicon resonators with transverse electric (TE)-like electromagnetic band-gap determined by two dimensional periodic structure made of a Silicon slab having a triangular lattice of air cylinders. A band-gap is observed where no energy is propagated through the slab, however engineering defects are created and optimised within the lattice producing resonant cavities and waveguides. The structure being excited with the fundamental TE10 mode can be coupled to external circuits via waveguides and its respective transitions in co-planar waveguide transmission line used to convey the millimetre-wave frequency signals.
The ultimate goal is to investigate and characterise the promising low loss and high frequency Silicon resonators suitable for millimetre-wave communications such as used in low phase noise oscillator application and band pass filters.
The results clearly show that electromagnetic band-gap structures or photonic crystals (PC) can be utilized for application in high frequency oscillators directly in fundamental mode with great benefits in obtaining ultra-high Q-factor and therefore low phase noise; and with better performance than alternative state-of-art technologies such as crystal oscillators in combination with frequency multiplication or frequency synthesis causing an increase in the overall phase noise by 20 log rule.
By successfully demonstrating the experiment of using electromagnetic band-gap structures with oscillators, it is a great contribution towards the solution of the problem of high phase noise affecting high frequency oscillators operating at millimetre-wave band
Advanced Trends in Wireless Communications
Physical limitations on wireless communication channels impose huge challenges to reliable communication. Bandwidth limitations, propagation loss, noise and interference make the wireless channel a narrow pipe that does not readily accommodate rapid flow of data. Thus, researches aim to design systems that are suitable to operate in such channels, in order to have high performance quality of service. Also, the mobility of the communication systems requires further investigations to reduce the complexity and the power consumption of the receiver. This book aims to provide highlights of the current research in the field of wireless communications. The subjects discussed are very valuable to communication researchers rather than researchers in the wireless related areas. The book chapters cover a wide range of wireless communication topics