89 research outputs found
Data Conversion Within Energy Constrained Environments
Within scientific research, engineering, and consumer electronics, there is a multitude of new discrete sensor-interfaced devices. Maintaining high accuracy in signal quantization while staying within the strict power-budget of these devices is a very challenging problem. Traditional paths to solving this problem include researching more energy-efficient digital topologies as well as digital scaling.;This work offers an alternative path to lower-energy expenditure in the quantization stage --- content-dependent sampling of a signal. Instead of sampling at a constant rate, this work explores techniques which allow sampling based upon features of the signal itself through the use of application-dependent analog processing. This work presents an asynchronous sampling paradigm, based off the use of floating-gate-enabled analog circuitry. The basis of this work is developed through the mathematical models necessary for asynchronous sampling, as well the SPICE-compatible models necessary for simulating floating-gate enabled analog circuitry. These base techniques and circuitry are then extended to systems and applications utilizing novel analog-to-digital converter topologies capable of leveraging the non-constant sampling rates for significant sample and power savings
Integrated RF oscillators and LO signal generation circuits
This thesis deals with fully integrated LC oscillators and local oscillator (LO) signal generation circuits. In communication systems a good-quality LO signal for up- and down-conversion in transmitters is needed. The LO signal needs to span the required frequency range and have good frequency stability and low phase noise. Furthermore, most modern systems require accurate quadrature (IQ) LO signals. This thesis tackles these challenges by presenting a detailed study of LC oscillators, monolithic elements for good-quality LC resonators, and circuits for IQ-signal generation and for frequency conversion, as well as many experimental circuits. Monolithic coils and variable capacitors are essential, and this thesis deals with good structures of these devices and their proper modeling. As experimental test devices, over forty monolithic inductors and thirty varactors have been implemented, measured and modeled. Actively synthesized reactive elements were studied as replacements for these passive devices. At first glance these circuits show promising characteristics, but closer noise and nonlinearity analysis reveals that these circuits suffer from high noise levels and a small dynamic range. Nine circuit implementations with various actively synthesized variable capacitors were done. Quadrature signal generation can be performed with three different methods, and these are analyzed in the thesis. Frequency conversion circuits are used for alleviating coupling problems or to expand the number of frequency bands covered. The thesis includes an analysis of single-sideband mixing, frequency dividers, and frequency multipliers, which are used to perform the four basic arithmetical operations for the frequency tone. Two design cases are presented. The first one is a single-sideband mixing method for the generation of WiMedia UWB LO-signals, and the second one is a frequency conversion unit for a digital period synthesizer. The last part of the thesis presents five research projects. In the first one a temperature-compensated GaAs MESFET VCO was developed. The second one deals with circuit and device development for an experimental-level BiCMOS process. A cable-modem RF tuner IC using a SiGe process was developed in the third project, and a CMOS flip-chip VCO module in the fourth one. Finally, two frequency synthesizers for UWB radios are presented
Low-Power Reconfigurable Sensing Circuitry for the Internet-of-Things Paradigm
With ubiquitous wireless communication via Wi-Fi and nascent 5th Generation mobile communications, more devices -- both smart and traditionally dumb -- will be interconnected than ever before. This burgeoning trend is referred to as the Internet-of-Things. These new sensing opportunities place a larger burden on the underlying circuitry that must operate on finite battery power and/or within energy-constrained environments. New developments of low-power reconfigurable analog sensing platforms like field-programmable analog arrays (FPAAs) present an attractive sensing solution by processing data in the analog domain while staying flexible in design. This work addresses some of the contemporary challenges of low-power wireless sensing via traditional application-specific sensing and with FPAAs. A large emphasis is placed on furthering the development of FPAAs by making them more accessible to designers without a strong integrated-circuit background -- much like FPGAs have done for digital designers
Floating-Gate Design and Linearization for Reconfigurable Analog Signal Processing
Analog and mixed-signal integrated circuits have found a place in modern electronics design as a viable alternative to digital pre-processing. With metrics that boast high accuracy and low power consumption, analog pre-processing has opened the door to low-power state-monitoring systems when it is utilized in place of a power-hungry digital signal-processing stage. However, the complicated design process required by analog and mixed-signal systems has been a barrier to broader applications. The implementation of floating-gate transistors has begun to pave the way for a more reasonable approach to analog design. Floating-gate technology has widespread use in the digital domain. Analog and mixed-signal use of floating-gate transistors has only become a rising field of study in recent years. Analog floating gates allow for low-power implementation of mixed-signal systems, such as the field-programmable analog array, while simultaneously opening the door to complex signal-processing techniques. The field-programmable analog array, which leverages floating-gate technologies, is demonstrated as a reliable replacement to signal-processing tasks previously only solved by custom design. Living in an analog world demands the constant use and refinement of analog signal processing for the purpose of interfacing with digital systems. This work offers a comprehensive look at utilizing floating-gate transistors as the core element for analog signal-processing tasks. This work demonstrates the floating gate\u27s merit in large reconfigurable array-driven systems and in smaller-scale implementations, such as linearization techniques for oscillators and analog-to-digital converters. A study on analog floating-gate reliability is complemented with a temperature compensation scheme for implementing these systems in ever-changing, realistic environments
Parametric analog signal amplification applied to nanoscale cmos wireless digital transceivers
Thesis presented in partial fulfillment of the requirements for the degree of Doctor
of Philosophy in the subject of Electrical and Computer Engineering by the Universidade Nova de Lisboa,Faculdade de Ciências e TecnologiaSignal amplification is required in almost every analog electronic system. However
noise is also present, thus imposing limits to the overall circuit performance, e.g., on
the sensitivity of the radio transceiver. This drawback has triggered a major research
on the field, which has been producing several solutions to achieve amplification with minimum added noise. During the Fifties, an interesting out of mainstream path was followed which was based on variable reactance instead of resistance based amplifiers.
The principle of these parametric circuits permits to achieve low noise amplifiers since
the controlled variations of pure reactance elements is intrinsically noiseless. The
amplification is based on a mixing effect which enables energy transfer from an AC
pump source to other related signal frequencies.
While the first implementations of these type of amplifiers were already available at that time, the discrete-time version only became visible more recently. This discrete-time version is a promising technique since it is well adapted to the mainstream nanoscale CMOS technology. The technique itself is based on the principle of changing the surface potential of the MOS device while maintaining the transistor gate in a floating state.
In order words, the voltage amplification is achieved by changing the capacitance value
while maintaining the total charge unchanged during an amplification phase.
Since a parametric amplifier is not intrinsically dependent on the transconductance of the MOS transistor, it does not directly suffer from the intrinsic transconductance MOS gain issues verified in nanoscale MOS technologies. As a consequence, open-loop and opamp free structures can further emerge with this additional contribution.
This thesis is dedicated to the analysis of parametric amplification with special emphasis on the MOS discrete-time implementation. The use of the latter is supported on the presentation of several circuits where the MOS Parametric Amplifier cell is well suited:
small gain amplifier, comparator, discrete-time mixer and filter, and ADC. Relatively to the latter, a high speed time-interleaved pipeline ADC prototype is implemented in a,standard 130 nm CMOS digital technology from United Microelectronics Corporation (UMC). The ADC is fully based on parametric MOS amplification which means that one could achieve a compact and MOS-only implementation. Furthermore, any high
speed opamp has not been used in the signal path, being all the amplification steps
implemented with open-loop parametric MOS amplifiers. To the author’s knowledge,
this is first reported pipeline ADC that extensively used the parametric amplification
concept.Fundação para a Ciência e Tecnologia through
the projects SPEED, LEADER and IMPAC
NASA Tech Briefs, June 1994
Topics covered include: Microelectronics; Electronic Components and Circuits; Electronic Systems; Physical Sciences; Materials; Computer Programs; Mechanics; Machinery/Automation; Manufacturing/Fabrication; Mathematics and Information Sciences; Life Sciences; Books and Report
Surveyor lunar roving vehicle, phase I. Volume III - Preliminary design and system description. Book 2 - Validation of preliminary design, sections 7-13 Final technical report
Systems design validation of Surveyor lunar roving vehicle - navigation, control and display, television, telecommunications, power supply, and thermal contro
NASA Tech Briefs Index, 1977, volume 2, numbers 1-4
Announcements of new technology derived from the research and development activities of NASA are presented. Abstracts, and indexes for subject, personal author, originating center, and Tech Brief number are presented for 1977
Continuous Mode High Efficiency Power Amplifier Design for X Band
This thesis is focused on the investigation and implementation of novel techniques for the
design of X band (8 - 12GHz) power amplifiers.
One of the main topics is the expansion and novel implementation of continuous mode
theory, with the intention of improving the bandwidth and efficiency of X band power
amplifiers. This work builds upon the Class B/J continuous mode theory to incorporate
cases where <[ZF0] 6= RL, not described by the original Class B/J theory, with a tool
called the “clipping contour”.
The clipping contour tool shows a graphical representation on the Smith chart of
the boundary between impedances generating a voltage waveform which will modulate
or “clip” the current waveform, and a voltage waveform which will leave the current
waveform unaltered. This non-clipping space is shown, with measured load pull and
amplifier data, to represent the maximum efficiency case for a given ZF0, thus the clipping
contour tool thus gives designers the ability to predict the areas of highest efficiency and
power given any ZF0, without the need to use costly, time consuming multi harmonic load
pull techniques.
Push pull amplifiers using quarter wave coupled line baluns are proposed as an ideal
matching topology to exploit this new tool. Various balun topologies are studied using
a novel extended transmission line model. This model is shown to predict accurately
and explain the “trace separation” effect seen in planar baluns and not their 3D coaxial
cable equivalents. It also forms the basis of analysis which results in a powerful new
equation capable of guaranteeing the elimination of trace separation completely, without
compromising performance. This equation is used to design an optimal balun which
possesses the largest fractional bandwidth (130%) of any balun ever published on single
layer thin film Alumina, whilst simultaneously eliminating trace separation.
The optimised Alumina baluns are used to construct push pull output demonstrator
circuits which show efficiencies of 40% over greater than an octave bandwidth, a significant
advancement of any other comparable published work. These techniques demonstrate the
potential to exceed double octave bandwidths with efficiencies greater than 40% once
optimised. Initial investigations on MMIC and 2.5D processes show the potential to
replicate the Alumina performance over octave and decade bandwidths respectively
Ranger tv subsystem /block iii/. volume 3- tv subsystem design final report, jul. 1961 - jul. 1965
Ranger television subsystem desig
- …