34 research outputs found
An improved channel model for ADSL and VDSL systems
This paper examines existing channel models used with xDSL systems and identifies a key shortcoming - namely, the implicit assumption that all impulse noise originates at the transmitter. Based on extensive data collected from the local loop, a new model is proposed which addresses this problem by combining a digital filter model of the transmission line with a distributed noise source. This better reflects the nature of a real telephone line, and thus provides a more solid basis for simulation and optimisation of xDSL systems
Delay Extraction Based Equivalent Elmore Model For RLC On-Chip Interconnects
As feature sizes for VLSI technology is shrinking, associated with higher operating frequency, signal integrity analysis of on-chip interconnects has become a real challenge for circuit designers. For this purpose, computer-aided-design (CAD) tools are necessary to simulate signal propagation of on-chip interconnects which has been an active area for research. Although SPICE models exist which can accurately predict signal degradation of interconnects, they are computationally expensive. As a result, more effective and analytic models for interconnects are required to capture the response at the output of high speed VLSI circuits. This thesis contributes to the development of efficient and closed form solution models for signal integrity analysis of on-chip interconnects. The proposed model uses a delay extraction algorithm to improve the accuracy of two-pole Elmore based models used in the analysis of on-chip distributed RLC interconnects. In the proposed scheme, the time of fight signal delay is extracted without increasing the number of poles or affecting the stability of the transfer function. This algorithm is used for both unit step and ramp inputs. From the delay rational approximation of the transfer function, analytic fitted expressions are obtained for the 50% delay and rise time for unit step input. The proposed algorithm is tested on point to point interconnections and tree structure networks. Numerical examples illustrate improved 50% delay and rise time estimates when compared to traditional Elmore based two-pole models
The Non-Equilibrium Green Function (NEGF) Method
The Non-Equilibrium Green Function (NEGF) method was established in the
1960's through the classic work of Schwinger, Kadanoff, Baym, Keldysh and
others using many-body perturbation theory (MBPT) and the diagrammatic theory
for non-equilibrium processes. Much of the literature is based on the original
MBPT-based approach and this makes it inaccessible to those unfamiliar with
advanced quantum statistical mechanics. We obtain the NEGF equations directly
from a one-electron Schr\"odinger equation using relatively elementary
arguments. These equations have been used to discuss many problems of great
interest such as quantized conductance, (integer) quantum Hall effect, Anderson
localization, resonant tunneling and spin transport without a systematic
treatment of many-body effects. But it goes beyond purely coherent transport
allowing us to include phase-breaking interactions (both momentum-relaxing and
momentum-conserving as well as spin-conserving and spin-relaxing) within a
self-consistent Born approximation. We believe that the scope and utility of
the NEGF equations transcend the MBPT-based approach originally used to derive
it. NEGF teaches us how to combine quantum dynamics with "contacts" much as
Boltzmann taught us how to combine classical dynamics with "contacts", using
the word contacts in a broad, figurative sense to denote all kinds of
entropy-driven processes. We believe that this approach to "contact-ing" the
Schr\"odinger equation should be of broad interest to anyone working on device
physics or non-equilibrium statistical mechanics in general.Comment: To appear in Springer Handbook of Semiconductor Devices (2021
Low-power clock distribution networks for 3-D ICs
Designing a low power clock network in synchronous circuits is an important task. This requirement is stricter for 3-D circuits due to the increased power densities. Resonant clock networks are considered efficient low-power alternatives to conventional clock distribution schemes. These networks utilize additional inductive circuits to reduce the power consumption while delivering a full swing clock signal to the sink nodes. Test is another complex task for 3-D ICs, where pre-bond test is a prerequisite. This paper, consequently, introduces a design methodology for resonant 3-D clock networks that lowers the power of the clock networks while supporting pre-bond test. Several 3-D clock network topologies are explored in a 0.18 μm CMOS technology. Simulation results indicate 43% reduction in the power consumed by the resonant 3-D clock network as compared to a conventional buffered clock network. By properly distributing the inductance within the layers of the 3-D stack, resonance is ensured both in pre-bond test and normal operation. The important aspects of this approach are introduced in this paper
Interconnect Challenges and Carbon Nanotube as Interconnect in Nano VLSI Circuits
This chapter discusses about the behavior of Carbon Nanotube (CNT) different structures which can be used as interconnect in Very Large Scale (VLSI) circuits in nanoscale regime. Also interconnect challenges in VLSI circuits which lead to use CNT as interconnect instead of Cu, is reviewed. CNTs are classified into three main types including Single-walled Carbon Nanotube (SWCNT), CNT Bundle, and Multi-walled Carbon Nanotube (MWCNT). Because of extremely high quantum resistance of a SWCNT which is about 6.45 kΩ, rope or bundle of CNTs are used which consist of parallel CNTs in order to overcome the high delay time due to the high intrinsic (quantum) resistance. Also MWCNTs which consist of parallel shells, present much less delay time with respect to SWCNTs, for the application as interconnects. In this chapter, first a short discussion about interconnect challenges in VLSI circuits is presented. Then the repeater insertion technique for the delay reduction in the global interconnects will be studied. After that, the parameters and circuit model of a CNT will be discussed. Then a brief review about the different structures of CNT interconnects including CNT bundle and MWCNT will be presented. At the continuation, the time domain behavior of a CNT bundle interconnect in a driver-CNT bundle-load configuration will be discussed and analyzed. In this analysis, CNT bundle is modeled as a transmission line circuit model. At the end, a brief study of stability analysis in CNT interconnects will be presented
Fast methods for full-wave electromagnetic simulations of integrated circuit package modules
Fast methods for the electromagnetic simulation of integrated circuit (IC) package modules through model order reduction are demonstrated. The 3D integration of multiple functional IC chip/package modules on a single platform gives rise to geometrically complex structures with strong electromagnetic phenomena. This motivates our work on a fast full-wave solution for the analysis of such modules, thus contributing to the reduction in design cycle time without loss of accuracy. Traditionally, fast design approaches consider only approximate electromagnetic effects, giving rise to lumped-circuit models, and therefore may fail to accurately capture the signal integrity, power integrity, and electromagnetic interference effects.
As part of this research, a second order frequency domain full-wave susceptance element equivalent circuit (SEEC) model will be extracted from a given structural layout. The model so obtained is suitably reduced using model order reduction techniques. As part of this effort, algorithms are developed to produce stable and passive reduced models of the original system, enabling fast frequency sweep analysis. Two distinct projection-based second order model reduction approaches will be considered: 1) matching moments, and 2) matching Laguerre coefficients, of the original system's transfer function. Further, the selection of multiple frequency shifts in these schemes to produce a globally representative model is also studied. Use of a second level preconditioned Krylov subspace process allows for a memory-efficient way to address large size problems.Ph.D.Committee Chair: Swaminathan Madhavan; Committee Member: Papapolymerou John; Committee Member: Chatterjee Abhijit; Committee Member: Peterson Andrew; Committee Member: Sitaraman Sures