ON SOME RESULTS OF NUMBER THEORETIC TRANSFORM (NTT) -PERIODIC SIGNAL

The interest givento the application of Number Theoretic Transforms (NTT’s)to digital signal processing has not ceasegrow. These transformations are used to improve convolutions, where arithmetic operations give a modulo an integerresIn order to understand the domain of the NTT, we have to show their powerful properties and exploit them in diffeapplications such as in signal processing

The Challenge of Detection and Diagnosis of Fugacious Hardware Faults in VLSI Designs

The final publication is available at Springer via http://dx.doi.org/10.1007/978-3-642-38789-0_7Current integration scales are increasing the number and types of faults that embedded systems must face. Traditional approaches focus on dealing with those transient and permanent faults that impact the state or output of systems, whereas little research has targeted those faults being logically, electrically or temporally masked -which we have named fugacious. A fast detection and precise diagnosis of faults occurrence, even if the provided service is unaffected, could be of invaluable help to determine, for instance, that systems are currently under the influence of environmental disturbances like radiation, suffering from wear-out, or being affected by an intermittent fault. Upon detection, systems may react to adapt the deployed fault tolerance mechanisms to the diagnosed problem. This paper explores these ideas evaluating challenges and requirements involved, and provides an outline of potential techniques to be applied.This work has been funded by Spanish Ministry of Economy ARENES project (TIN2012-38308-C02-01)Espinosa García, J.; Andrés Martínez, DD.; Ruiz, JC.; Gil, P. (2013). The Challenge of Detection and Diagnosis of Fugacious Hardware Faults in VLSI Designs. En Dependable Computing. Springer. 76-87. https://doi.org/10.1007/978-3-642-38789-0_7S7687Narayanan, V., Xie, Y.: Reliability concerns in embedded systems design. IEEE Computer 1(39), 118–120 (2006)Hannius, O., Karlsson, J.: Impact of soft errors in a jet engine controller. In: Ortmeier, F., Daniel, P. (eds.) SAFECOMP 2012. LNCS, vol. 7612, pp. 223–234. Springer, Heidelberg (2012)Borkar, S.: Designing reliable systems from unreliable components: the challenges of transistor variability and degradation. IEEE Micro 25(6), 10–16 (2005)JEDEC: Measurement and reporting of alpha particle and terrestrial cosmic ray-induced soft errors in semiconductor devices. JEDEC Standard JESD89A. JEDEC (2006)Gracia-Moran, J., Gil-Tomas, D., Saiz-Adalid, L.J., Baraza, J.C., Gil-Vicente, P.J.: Experimental validation of a fault tolerant microcomputer system against intermittent faults. In: DSN, pp. 413–418 (2010)Constantinescu, C.: Intermittent faults and effects on reliability of integrated circuits. In: Proceedings of the 2008 Annual Reliability and Maintainability Symposium, pp. 370–374. IEEE Computer Society, Washington, DC (2008)Avizienis, A., Laprie, J.C., Randell, B., Landwehr, C.: Basic concepts and taxonomy of dependable and secure computing. IEEE Trans. Dependable Secur. Comput. 1, 11–33 (2004)Johnson, C., Holloway, C.: The dangers of failure masking in fault-tolerant software: Aspects of a recent in-flight upset event. In: 2007 2nd Institution of Engineering and Technology International Conference on System Safety, pp. 60–65 (October 2007)Bolchini, C., Salice, F., Sciuto, D.: Fault analysis for networks with concurrent error detection. IEEE Des. Test 15(4), 66–74 (1998)Goessel, M., Ocheretny, V., Sogomonyan, E., Marienfeld, D.: New Methods of Concurrent Checking (Frontiers in Electronic Testing), 1st edn. Springer Publishing Company, Incorporated (2008)Iyer, R.K., Rossetti, D.J.: A statistical load dependency model for cpu errors at slac. In: Twenty-Fifth International Symposium on Fault-Tolerant Computing, ‘Highlights from Twenty-Five Years’, p. 373 (June 1995)Dodd, P.E., Shaneyfelt, M.R., Felix, J.A., Schwank, J.R.: Production and propagation of single-event transients in high-speed digital logic ics. IEEE Transactions on Nuclear Science 51, 3278–3284 (2004)Nightingale, E.B., Douceur, J.R., Orgovan, V.: Cycles, cells and platters: an empirical analysisof hardware failures on a million consumer pcs. In: Proceedings of the Sixth Conference on Computer Systems, EuroSys 2011, pp. 343–356. ACM, New York (2011)Kimseng, K., Hoit, M., Tiwari, N., Pecht, M.: Physics-of-failure assessment of a cruise control module. Microelectronics Reliability 39(10), 1423–1444 (1999)Savir, J.: Detection of single intermittent faults in sequential circuits. IEEE Trans. Comput. 29(7), 673–678 (1980)Correcher, A., Garcia, E., Morant, F., Quiles, E., Rodriguez, L.: Intermittent failure dynamics characterization. IEEE Transactions on Reliability 61(3), 649–658 (2012)Sorensen, B., Kelly, G., Sajecki, A., Sorensen, P.: An analyzer for detecting intermittent faults in electronic devices. In: AUTOTESTCON 1994. IEEE Systems Readiness Technology Conference. ‘Cost Effective Support Into the Next Century’, Conference Proceedings, pp. 417–421 (September 1994)Sosnowski, J.: Transient fault tolerance in digital systems. IEEE Micro 14(1), 24–35 (1994)Bondavalli, A., Chiaradonna, S., Di Giandomenico, F., Grandoni, F.: Threshold-based mechanisms to discriminate transient from intermittent faults. IEEE Trans. Comput. 49(3), 230–245 (2000)Rashid, L., Pattabiraman, K., Gopalakrishnan, S.: Intermittent hardware errors and recovery: modelling and evaluation. In: International Conference on Quantitative Evaluation of Systems, QEST (2012)Touba, N.A., McCluskey, E.J.: Logic synthesis of multilevel circuits with concurrent error detection. IEEE Trans. CAD 16(7), 783–789 (1997)Nicolaidis, M., Manich, S., Figueras, J.: Achieving fault secureness in parity prediction arithmetic operators: General conditions and implementations. In: Proceedings of the 1996 European conference on Design and Test, EDTC 1996, pp. 186–193. IEEE Computer Society, Washington, DC (1996)Ko, S.B., Lo, J.C.: Efficient realization of parity prediction functions in fpgas. J. Electron. Test. 20(5), 489–499 (2004)D’Angelo, S., Sechi, G.R., Metra, C.: Transient and permanent fault diagnosis for fpga-based tmr systems. In: Proceedings of the 14th International Symposium on Defect and Fault-Tolerance in VLSI Systems, DFT 1999, pp. 330–338. IEEE Computer Society, Washington, DC (1999)Kim, C.: Detection and location of intermittent faults by monitoring carrier signal channel behavior of electrical interconnection system. In: Electric Ship Technologies Symposium, ESTS 2009, pp. 449–455. IEEE (April 2009

Gendered Representations of Male and Female Social Actors in Iranian Educational Materials

This research investigates the representations of gendered social actors within the subversionary discourse of equal educational opportunities for males and females in Iranian English as a Foreign Language (EFL) books. Using critical discourse analysis (CDA) as the theoretical framework, the authors blend van Leeuwen’s (Texts and practices: Readings in critical discourse analysis, Routledge, London, 2003) ‘Social Actor Network Model’ and Sunderland’s (Gendered discourses, Palgrave Macmillan, Hampshire, 2004) ‘Gendered Discourses Model’ in order to examine the depictions of male and female social actors within this gendered discourse. The gendered discourse of equal opportunities was buttressed by such representations within a tight perspective in proportion to gender ideologies prevailing in Iran. Resorting to CDA, we can claim that resistance against such gendered discourse in Iranian EFL textbooks militates against such gender norms. These representations of male and female social actors in school books are indicative of an all-encompassing education, reinforcing that the discourse of equal opportunities is yet to be realized in the education system of Iran

COVID-19 vaccine acceptance and hesitancy in low- and middle-income countries

Widespread acceptance of COVID-19 vaccines is crucial for achieving sufficient immunization coverage to end the global pandemic, yet few studies have investigated COVID-19 vaccination attitudes in lower-income countries, where large-scale vaccination is just beginning. We analyze COVID-19 vaccine acceptance across 15 survey samples covering 10 low- and middle-income countries (LMICs) in Asia, Africa and South America, Russia (an upper-middle-income country) and the United States, including a total of 44,260 individuals. We find considerably higher willingness to take a COVID-19 vaccine in our LMIC samples (mean 80.3%; median 78%; range 30.1 percentage points) compared with the United States (mean 64.6%) and Russia (mean 30.4%). Vaccine acceptance in LMICs is primarily explained by an interest in personal protection against COVID-19, while concern about side effects is the most common reason for hesitancy. Health workers are the most trusted sources of guidance about COVID-19 vaccines. Evidence from this sample of LMICs suggests that prioritizing vaccine distribution to the Global South should yield high returns in advancing global immunization coverage. Vaccination campaigns should focus on translating the high levels of stated acceptance into actual uptake. Messages highlighting vaccine efficacy and safety, delivered by healthcare workers, could be effective for addressing any remaining hesitancy in the analyzed LMICs.Publisher PDFPeer reviewe

A giant Lymphangioma circumscriptum on the flank: Case report

Alireza Sobhani1 , Hakimeh S. Sajjadi 2, Touba Abbasi1 Lymphangioma circumscriptum is a rare congenital proliferation of lymphatic vessels that may occur anywhere on the skin and mucous membranes. Based on the depth and the size of abnormal lymph vessels, these lesions are divided into two groups: the superficial vesicles are called lymphangioma circumscriptum and the more deep-seated group includes cavernous lymphangioma, cystic hygroma, and benign lymphangioendothelioma. The differential diagnosis of lymphangioma includes herpes zoster, herpes simplex, molluscum contagiosum, cutaneous melanoma, dermatitis herpetiformis, and viral warts. Herein, we report a rare case of giant cutaneous lymphangioma circumscriptum with emphasis on histopathology and differential diagnosis. Our case was a 14-year-old boy with a history of multiple, clear, pink, red, and brown vesicles protruded as a patch of wart-like growths on the flank’s skin since the 6 months of age. Histopathologic examination indicated presence of multiple thin-walled dilated lymphatic spaces in the papillary dermis lined with a single layer of endothelial cells filled with finely granular hyaline material

Towards a secure and reliable system

3-540-30807-5In this article we describe a system based on a 32-bit processor, Leon, complete with security features offered by a specific cryptographic AES IP. Hardening is done not only on the principal hardware components but on the operating system as well, with attention for possible interaction between the different levels. The cryptographic IP is protected too to offer good resistance against, for example, fault-based attacks

Bias-reduced estimation of Wang's two-sided deviation risk measure under Levy-stable regime

Abstract. Several risk measures, such as the distorted insurance premium and the two-sided deviation (TSD) measure, can be regarded as L-functionals with specic weight functions. In this paper, we focus on the TSD risk measure as we dene a new estimator by using the bias-reduced estimators of extreme quantiles proposed by Li et al. (2010). A simulation study is carried out to compare, in terms of bias and mean squared error, the new estimator with that introduced recently by Necir and Meraghni (2010). Resume. Plusieurs mesures de risque, telles la prime d'assurance distordue et la mesure de deviation bilaterale (two-sided deviation: TSD), peuvent etre considerees comme des L-fonctionnelles avec des fonctions poids speciques. Dans ce papier, on denit un nouvel estimateur pour la TSD en utilisant les estimateurs a biais rduits des quantiles extr^emes proposes par Li et al. (2010). Une etude de simulation est eedtuee dans le but de comparer, en termes de biais et d'erreur quadratique moyenne, le nouvel estimateur avec celui introduit par Necir and Meraghni (2010)

Synthesis of Low-Cost Parity-Based Partially Self-Checking Circuits

A methodology for the synthesis of partially selfchecking multilevel logic circuits with low-cost paritybased concurrent error detection (CED) is described. A subset of the inputs of the circuit is selected to realize a simple characteristic function such that CED is disabled whenever the inputs belong to the OFF-set of the characteristic function. This don't-care space in the operation of the CED circuitry is used to optimize the CED circuitry during synthesis. It is shown that this methodology is very effective at targeting faults with a high sensitization probability. Experimental results show that the proposed approach, which is of special interest in applications where a low-cost CED solution is desired, achieves a significant reduction in the error rate in logic circuits