6 research outputs found
Recommended from our members
Understanding the Mechanism of Electronic Defect Suppression Enabled by Nonidealities in Atomic Layer Deposition.
Silicon germanium (SiGe) is a multifunctional material considered for quantum computing, neuromorphic devices, and CMOS transistors. However, implementation of SiGe in nanoscale electronic devices necessitates suppression of surface states dominating the electronic properties. The absence of a stable and passive surface oxide for SiGe results in the formation of charge traps at the SiGe-oxide interface induced by GeOx. In an ideal ALD process in which oxide is grown layer by layer, the GeOx formation should be prevented with selective surface oxidation (i.e., formation of an SiOx interface) by controlling the oxidant dose in the first few ALD cycles of the oxide deposition on SiGe. However, in a real ALD process, the interface evolves during the entire ALD oxide deposition due to diffusion of reactant species through the gate oxide. In this work, this diffusion process in nonideal ALD is investigated and exploited: the diffusion through the oxide during ALD is utilized to passivate the interfacial defects by employing ozone as a secondary oxidant. Periodic ozone exposure during gate oxide ALD on SiGe is shown to reduce the integrated trap density (Dit) across the band gap by nearly 1 order of magnitude in Al2O3 (<6 × 1010 cm-2) and in HfO2 (<3.9 × 1011 cm-2) by forming a SiOx-rich interface on SiGe. Depletion of Ge from the interfacial layer (IL) by enhancement of volatile GeOx formation and consequent desorption from the SiGe with ozone insertion during the ALD growth process is confirmed by electron energy loss spectroscopy (STEM-EELS) and hypothesized to be the mechanism for reduction of the interfacial defects. In this work, the nanoscale mechanism for defect suppression at the SiGe-oxide interface is demonstrated, which is engineering of diffusion species in the ALD process due to facile diffusion of reactant species in nonideal ALD
Implications of Thermal Annealing on the Benzene Vapor Sensing Behavior of PEVA-Graphene Nanocomposite Threads
The effect of thermal treatments, on the benzene vapor sensitivity of polyethylene (co-)vinylacetate (PEVA)/graphene nanocomposite threads, used as chemiresistive sensors, was investigated using DC resistance measurements, differential scanning calorimetry (DSC), and scanning electron microscopy (SEM). These flexible threads are being developed as low-cost, easy-to-measure chemical sensors that can be incorporated into smart clothing or disposable sensing patches. Chemiresistive threads were solution-cast or extruded from PEVA and \u3c10% graphene nanoplatelets (by mass) in toluene. Threads were annealed at various temperatures and showed up to 2 orders of magnitude decrease in resistance with successive anneals. Threads heated to ≥80 °C showed improved limits of detection, resulting from improved signal–noise, when exposed to benzene vapor in dry air. In addition, annealing increased the speed of response and recovery upon exposure to and removal of benzene vapor. DSC results showed that the presence of graphene raises the freezing point, and may allow greater crystallinity, in the nanocomposite after annealing. SEM images confirm increased surface roughness/area, which may account for the increase response speed after annealing. Benzene vapor detection at 5 ppm is demonstrated with limits of detection estimated to be as low as 1.5 ppm, reflecting an order of magnitude improvement over unannealed threads
Low interface trap density in scaled bilayer gate oxides on 2D materials via nanofog low temperature atomic layer deposition
Al2O3 and Al2O3/HfO2 bilayer gate stacks were directly deposited on the surface of 2D materials via low temperature ALD/CVD of Al2O3 and high temperature ALD of HfO2 without any surface functionalization. The process is self-nucleating even on inert surfaces because a chemical vapor deposition (CVD) component was intentionally produced in the Al2O3 deposition by controlling the purge time between TMA and H2O precursor pulses at 50 °C. The CVD growth component induces formation of sub-1 nm AlOx particles (nanofog) on the surface, providing uniform nucleation centers. The ALD process is consistent with the generation of sub-1 nm gas phase particles which stick to all surfaces and is thus denoted as nanofog ALD. To prove the ALD/CVD Al2O3 nucleation layer has the conformality of a self-limiting process, the nanofog was deposited on a high aspect ratio Si3N4/SiO2/Si pattern surface; conformality of >90% was observed for a sub 2 nm film consistent with a self-limiting process. MoS2 and HOPG (highly oriented pyrolytic graphite) metal oxide semiconductor capacitors (MOSCAPs) were fabricated with single layer Al2O3 ALD at 50 °C and with the bilayer Al2O3/HfO2 stacks having Cmax of ∼1.1 µF/cm2 and 2.2 µF/cm2 respectively. In addition, Pd/Ti/TiN gates were used to increase Cmax by scavenging oxygen from the oxide layer which demonstrated Cmax of ∼2.7 µF/cm2. This is the highest reported Cmax and Cmax/Leakage of any top gated 2D semiconductor MOSCAP or MOSFET. The gate oxide prepared on a MoS2 substrate results in more than an 80% reduction in Dit compared to a Si0.7Ge0.3(0 0 1) substrate. This is attributed to a Van der Waals interaction between the oxide layer and MoS2 surface instead of a covalent bonding allowing gate oxide deposition without the generation of dangling bonds. © 201
Grazing Incidence Cross-Sectioning of Thin-Film Solar Cells via Cryogenic Focused Ion Beam: A Case Study on CIGSe
Cryogenic
focused ion beam (Cryo-FIB) milling at near-grazing angles
is employed to fabricate cross-sections on thin CuÂ(In,Ga)ÂSe<sub>2</sub> with >8x expansion in thickness.
Kelvin probe force microscopy (KPFM) on sloped cross sections showed
reduction in grain boundaries potential deeper into the film. Cryo
Fib-KPFM enabled the first determination of the electronic structure
of the Mo/CIGSe back contact, where a sub 100 nm thick MoSe<sub><i>y</i></sub> assists hole extraction due to 45 meV higher work
function. This demonstrates that CryoFIB-KPFM combination can reveal
new targets of opportunity for improvement in thin-films photovoltaics
such as high-work-function contacts to facilitate hole extraction
through the back interface of CIGS
Recommended from our members
Understanding the Mechanism of Electronic Defect Suppression Enabled by Nonidealities in Atomic Layer Deposition.
Silicon germanium (SiGe) is a multifunctional material considered for quantum computing, neuromorphic devices, and CMOS transistors. However, implementation of SiGe in nanoscale electronic devices necessitates suppression of surface states dominating the electronic properties. The absence of a stable and passive surface oxide for SiGe results in the formation of charge traps at the SiGe-oxide interface induced by GeOx. In an ideal ALD process in which oxide is grown layer by layer, the GeOx formation should be prevented with selective surface oxidation (i.e., formation of an SiOx interface) by controlling the oxidant dose in the first few ALD cycles of the oxide deposition on SiGe. However, in a real ALD process, the interface evolves during the entire ALD oxide deposition due to diffusion of reactant species through the gate oxide. In this work, this diffusion process in nonideal ALD is investigated and exploited: the diffusion through the oxide during ALD is utilized to passivate the interfacial defects by employing ozone as a secondary oxidant. Periodic ozone exposure during gate oxide ALD on SiGe is shown to reduce the integrated trap density (Dit) across the band gap by nearly 1 order of magnitude in Al2O3 (<6 × 1010 cm-2) and in HfO2 (<3.9 × 1011 cm-2) by forming a SiOx-rich interface on SiGe. Depletion of Ge from the interfacial layer (IL) by enhancement of volatile GeOx formation and consequent desorption from the SiGe with ozone insertion during the ALD growth process is confirmed by electron energy loss spectroscopy (STEM-EELS) and hypothesized to be the mechanism for reduction of the interfacial defects. In this work, the nanoscale mechanism for defect suppression at the SiGe-oxide interface is demonstrated, which is engineering of diffusion species in the ALD process due to facile diffusion of reactant species in nonideal ALD
Recommended from our members
Engineering High- k/SiGe Interface with ALD Oxide for Selective GeO x Reduction.
Suppression of electronic defects induced by GeO x at the high- k gate oxide/SiGe interface is critical for implementation of high-mobility SiGe channels in complementary metal-oxide-semiconductor (CMOS) technology. Theoretical and experimental studies have shown that a low defect density interface can be formed with an SiO x-rich interlayer on SiGe. Experimental studies in the literature indicate a better interface formation with Al2O3 in contrast to HfO2 on SiGe; however, the mechanism behind this is not well understood. In this study, the mechanism of forming a low defect density interface between Al2O3/SiGe is investigated using atomic layer deposited (ALD) Al2O3 insertion into or on top of ALD HfO2 gate oxides. To elucidate the mechanism, correlations are made between the defect density determined by impedance measurements and the chemical and physical structures of the interface determined by high-resolution scanning transmission electron microscopy and electron energy loss spectroscopy. The compositional analysis reveals an SiO x rich interlayer for both Al2O3/SiGe and HfO2/SiGe interfaces with the insertion of Al2O3 into or on top of the HfO2 oxide. The data is consistent with the Al2O3 insertion inducing decomposition of the GeO x from the interface to form an electrically passive, SiO x rich interface on SiGe. This mechanism shows that nanolaminate gate oxide chemistry cannot be interpreted as resulting from a simple layer-by-layer ideal ALD process, because the precursor or its reaction products can diffuse through the oxide during growth and react at the semiconductor interface. This result shows that in scaled CMOS, remote oxide ALD (oxide ALD on top of the gate oxide) can be used to suppress electronic defects at gate oxide semiconductor interfaces by oxygen scavenging