979 research outputs found

    Simulation of intrinsic parameter fluctuations in decananometer and nanometer-scale MOSFETs

    Get PDF
    Intrinsic parameter fluctuations introduced by discreteness of charge and matter will play an increasingly important role when semiconductor devices are scaled to decananometer and nanometer dimensions in next-generation integrated circuits and systems. In this paper, we review the analytical and the numerical simulation techniques used to study and predict such intrinsic parameters fluctuations. We consider random discrete dopants, trapped charges, atomic-scale interface roughness, and line edge roughness as sources of intrinsic parameter fluctuations. The presented theoretical approach based on Green's functions is restricted to the case of random discrete charges. The numerical simulation approaches based on the drift diffusion approximation with density gradient quantum corrections covers all of the listed sources of fluctuations. The results show that the intrinsic fluctuations in conventional MOSFETs, and later in double gate architectures, will reach levels that will affect the yield and the functionality of the next generation analog and digital circuits unless appropriate changes to the design are made. The future challenges that have to be addressed in order to improve the accuracy and the predictive power of the intrinsic fluctuation simulations are also discussed

    Intrinsic fluctuations in sub 10-nm double-gate MOSFETs introduced by discreteness of charge and matter

    Get PDF
    We study, using numerical simulation, the intrinsic parameter fluctuations in sub 10 nm gate length double gate MOSFETs introduced by discreteness of charge and atomicity of matter. The employed "atomistic" drift-diffusion simulation approach includes quantum corrections based on the density gradient formalism. The quantum confinement and source-to-drain tunnelling effects are carefully calibrated in respect of self-consistent Poisson-Schrodinger and nonequilibrium Green's function simulations. Various sources of intrinsic parameter fluctuations, including random discrete dopants in the source/drain regions, single dopant or charged defect state in the channel region and gate line edge roughness, are studied in detail

    On the relationship between carrier mobility and velocity in sub-50 mm MOSFETs via calibrated Monte Carlo simulation

    Get PDF
    Thesis (S.M.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, June 2004."May 2004."Includes bibliographical references (leaves 38-39).Subsequent to accurate 2D inverse modeling in the regime sensitive to electrostatics of industrial sub-50 nm NMOSFETs, a 2D full-band Monte Carlo device simulator was calibrated in the regime sensitive to transport parameters. The relationship between electron mobility and high-electric-field velocity at the source-channel potential energy barrier was investigated. The results show a strong correlation, as was demonstrated previously experimentally. Moreover, further proof is provided that the velocity at which carriers are injected from the source region in modem NMOSFET's is only about half of the limiting thermal velocity.by Osama Munir Nayfeh.S.M

    Electron effective mobility in strained Si/Si1-xGex MOS devices using Monte Carlo simulation

    Full text link
    Based on Monte Carlo simulation, we report the study of the inversion layer mobility in n-channel strained Si/ Si1-xGex MOS structures. The influence of the strain in the Si layer and of the doping level is studied. Universal mobility curves mueff as a function of the effective vertical field Eeff are obtained for various state of strain, as well as a fall-off of the mobility in weak inversion regime, which reproduces correctly the experimental trends. We also observe a mobility enhancement up to 120 % for strained Si/ Si0.70Ge0.30, in accordance with best experimental data. The effect of the strained Si channel thickness is also investigated: when decreasing the thickness, a mobility degradation is observed under low effective field only. The role of the different scattering mechanisms involved in the strained Si/ Si1-xGex MOS structures is explained. In addition, comparison with experimental results is discussed in terms of SiO2/ Si interface roughness, as well as surface roughness of the SiGe substrate on which strained Si is grown.Comment: 25 pages, 8 figures, 1 table, revised version, discussions and references adde

    Monte Carlo study of current variability in UTB SOI DG MOSFETs

    Get PDF
    The scaling of conventional silicon based MOSFETs is increasingly difficult into the nanometer regime due to short channel effects, tunneling and subthreshold leakage current. Ultra-thin body silicon-on-insulator based architectures offer a promising alternative, alleviating these problems through their geometry. However, the transport behaviour in these devices is more complex, especially for silicon thicknesses below 10 nm, with enhancement from band splitting and volume inversion competing with scattering from phonons, Coulomb interactions, interface roughness and body thickness fluctuation. Here, the effect of the last scattering mechanism on the drive current is examined as it is considered a significant limitation to device performance for body thicknesses below 5 nm. A simulation technique that properly captures non-equilibrium transport, includes quantum effects and maintains computational efficiency is essential for the study of this scattering mechanism. Therefore, a 3D Monte Carlo simulator has been developed which includes this scattering effect in an ab initio fashion, and quantum corrections using the Density Gradient formalism. Monte Carlo simulations using `frozen field' approximation have been carried out to examine the dependence of mobility on silicon thickness in large, self averaging devices. This approximation is then used to carry out statistical studies of uniquely different devices to examine the variability of on-current. Finally, Monte Carlo simulations self consistent with Poisson's equation have been carried out to further investigate this mechanism

    シリコンカーバイドパワーMOSFETsの破壊耐量ならびにそのメカニズムに関する研究

    Get PDF
    筑波大学 (University of Tsukuba)201

    3D drift diffusion and 3D Monte Carlo simulation of on-current variability due to random dopants

    Get PDF
    In this work Random Discrete Dopant induced on-current variations have been studied using the Glasgow 3D atomistic drift/diffusion simulator and Monte Carlo simulations. A methodology for incorporating quantum corrections into self-consistent atomistic Monte Carlo simulations via the density gradient effective potential is presented. Quantum corrections based on the density gradient formalism are used to simultaneously capture quantum confinement effects. The quantum corrections not only capture charge confinement effects, but accurately represent the electron impurity interaction used in previous \textit{ab initio} atomistic MC simulations, showing agreement with bulk mobility simulation. The effect of quantum corrected transport variation in statistical atomistic MC simulation is then investigated using a series of realistic scaled devices nMOSFETs transistors with channel lengths 35 nm, 25 nm, 18nm, 13 nm and 9 nm. Such simulations result in an increased drain current variability when compared with drift diffusion simulation. The comprehensive statistical analysis of drain current variations is presented separately for each scaled transistor. The investigation has shown increased current variation compared with quantum corrected drift diffusion simulation and with previous classical MC results. Furthermore, it has been studied consistently the impact of transport variability due to scattering from random discrete dopants on the on-current variability in realistic nano CMOS transistors. For the first time, a hierarchic simulation strategy to accurately transfer the increased on-current variability obtained from the ‘ab initio’ MC simulations to DD simulations is subsequently presented. The MC corrected DD simulations are used to produce target IDVGI_D-V_G characteristics from which statistical compact models are extracted for use in preliminary design kits at the early stage of new technology development. The impact of transport variability on the accuracy of delay simulation are investigated in detail. Accurate compact models extraction methodology transferring results from accurate physical variability simulation into statistical compact models suitable for statistical circuit simulation is presented. In order to examine te size of this effect on circuits Monte Carlo SPICE simulations of inverter were carried out for 100 samples

    Gate leakage variability in nano-CMOS transistors

    Get PDF
    Gate leakage variability in nano-scale CMOS devices is investigated through advanced modelling and simulations of planar, bulk-type MOSFETs. The motivation for the work stems from the two of the most challenging issues in front of the semiconductor industry - excessive leakage power, and device variability - both being brought about with the aggressive downscaling of device dimensions to the nanometer scale. The aim is to deliver a comprehensive tool for the assessment of gate leakage variability in realistic nano-scale CMOS transistors. We adopt a 3D drift-diffusion device simulation approach with density-gradient quantum corrections, as the most established framework for the study of device variability. The simulator is first extended to model the direct tunnelling of electrons through the gate dielectric, by means of an improved WKB approximation. A study of a 25 nm square gate n-type MOSFET demonstrates that combined effect of discrete random dopants and oxide thickness variation lead to starndard deviation of up to 50% (10%) of the mean gate leakage current in OFF(ON)-state of the transistor. There is also a 5 to 6 times increase of the magnitude of the gate current, compared to that simulated of a uniform device. A significant part of the research is dedicated to the analysis of the non-abrupt bandgap and permittivity transition at the Si/SiO2 interface. One dimensional simulation of a MOS inversion layer with a 1nm SiO2 insulator and realistic band-gap transition reveals a strong impact on subband quantisation (over 50mV reduction in the delta-valley splitting and over 20% redistribution of carriers from the delta-2 to the delta-4 valleys), and enhancement of capacitance (over 10%) and leakage (about 10 times), relative to simulations with an abrupt band-edge transition at the interface

    Optical and transport properties of GaN and its lattice matched alloys

    Full text link
    The study of carrier dynamics in wide band gap semiconductors is of great importance for UV detectors and emitters which are expected to be the building blocks for optoelectronic applications and high voltage electronics. On the experimental side, the progress made in the past two decades in generating subpicosecond laser pulses, resulted in numerous experiments that gave insight into the carrier dynamics in semiconductors. From the theoretical standpoint, the study of carrier interactions together with robust simulation methods, such as Monte-Carlo, provided great progress toward explaining the experimental results. These studies immensely improve our understanding of time scales of carrier recombination, relaxation and transport in semiconductor materials and devices which lead to optimizing the operation of optoelectronic devices, more specifically, emitters and detectors. Wide band gap materials having high breakdown field, wide band gap energy and high saturation velocity are among the most important semiconductors employed in the active layer of LEDs and lasers. GaN , its alloys, and ZnO are among the most important materials in semiconductor devices. Moreover, the use of lattice matched layers based on InAlN or InAlGaN is an alternative design approach which could mitigate the effect of polarization and enable growing thicker layers due to the higher structural quality. We first perform the study of carrier dynamics generated by ultrafast laser pulses in bulk GaN and ZnO materials to investigate the temperature dependent luminescence rise time. The obtained results are compared to the experimental results which show an excellent agreement. In this work, we use Monte Carlo method to evaluate the distribution of carriers considering the interaction of carriers with other carriers and also with polar optical phonons in the system. Considering the ongoing research about the advantages of lattice matched nitride based material systems, we also studied the properties of GaN layers lattice matched to InAlN and InAlGaN. As an application, we utilized the GaN/InAlGaN material system to study the carrier dynamics in Quantum Cascade Lasers. Furthermore, due to the superior properties of GaN which makes it an excellent candidate in power electronic applications, we also design and simulate an advanced vertical trench power MOSFET using drift diffusion and Monte Carlo models and characterize the performance of the device

    CMOS process simulation

    Get PDF
    corecore