16 research outputs found
Recommended from our members
HIPPI: What is it, where did it come from, and where is it going?
The first commercial High-Performance Parallel Interface (HIPPI) equipment was delivered in 1988, and HIPPI is the current interface of choice for supercomputers and other high end equipment. HIPPI currently supports data rates of 800 and 1600 Mbit/s. The evolution of HIPPI will be described, including some of the design choices made, describing where the author feels each came from, and the strengths and weaknesses of each. The HIPPI standards committee is now working on a new physical layer interface supporting data transfer rates of 6. 4 Gbit/s, an increase of eight times the current common HIPPI rate. The design objectives will be discussed, and the new interface will be described
Recommended from our members
Silicon Modulators, Switches and Sub-systems for Optical Interconnect
Silicon photonics is emerging as a promising platform for manufacturing and integrating photonic devices for light generation, modulation, switching and detection. The compatibility with existing CMOS microelectronic foundries and high index contrast in silicon could enable low cost and high performance photonic systems, which find many applications in optical communication, data center networking and photonic network-on-chip. This thesis first develops and demonstrates several experimental work on high speed silicon modulators and switches with record performance and novel functionality. A 8x40 Gb/s transmitter based on silicon microrings is first presented. Then an end-to-end link using microrings for Binary Phase Shift Keying (BPSK) modulation and demodulation is shown, and its performance with conventional BPSK modulation/ demodulation techniques is compared. Next, a silicon traveling-wave Mach- Zehnder modulator is demonstrated at data rate up to 56 Gb/s for OOK modulation and 48 Gb/s for BPSK modulation, showing its capability at high speed communication systems. Then a single silicon microring is shown with 2x2 full crossbar switching functionality, enabling optical interconnects with ultra small footprint. Then several other experiments in the silicon platform are presented, including a fully integrated in-band Optical Signal to Noise Ratio (OSNR) monitor, characterization of optical power upper bound in a silicon microring modulator, and wavelength conversion in a dispersion-engineered waveguide. The last part of this thesis is on network-level application of photonics, specically a broadcast-and-select network based on star coupler is introduced, and its scalability performance is studied. Finally a novel switch architecture for data center networks is discussed, and its benefits as a disaggregated network are presented
On-board B-ISDN fast packet switching architectures. Phase 1: Study
The broadband integrate services digital network (B-ISDN) is an emerging telecommunications technology that will meet most of the telecommunications networking needs in the mid-1990's to early next century. The satellite-based system is well positioned for providing B-ISDN service with its inherent capabilities of point-to-multipoint and broadcast transmission, virtually unlimited connectivity between any two points within a beam coverage, short deployment time of communications facility, flexible and dynamic reallocation of space segment capacity, and distance insensitive cost. On-board processing satellites, particularly in a multiple spot beam environment, will provide enhanced connectivity, better performance, optimized access and transmission link design, and lower user service cost. The following are described: the user and network aspects of broadband services; the current development status in broadband services; various satellite network architectures including system design issues; and various fast packet switch architectures and their detail designs
Recommended from our members
Local Area Network architectures using spread spectrum with mesh topologies
This thesis describes a novel type of family of LANs, that is characterised by high performance, security and survivability. These qualities are of great importance for a lot of applications, especially in environments where uninterrupted operation and low overall time delay for message delivery are required. Such environments can be the military ones, airports, crucial industrial areas, etc.
For this family of LANs a mesh topology with physical separation of the subscribers into intercommunicating groups, according to their properties and security demands, in combination with a modular structure is suggested. On this mesh topology a continuous retransmission of any received signal in any direction (flooding routing), together with the spread spectrum techniques, as a media multiple access method (Code Division Multiple Access) are used. This architecture guarantees survivability, offers security, gives possibility of simultaneous communication and similar performance to all the communication channels. The synchronisation and signalling problem of the LAN and the selection of the family of the spreading codes is solved through the use of known protocols, methods and technology. Many different architectures can be designed according to the above principles. Among them the idea of using a separate signalling and timing channel (e.g. a TDM channel) in a universal timing system improves the reliability, without affecting the performance.
A survivable and secure LAN topology, a member of this family, is described. The architecture and operation of two spread spectrum mesh topology LANs that use a signalling TDM channel and the maximal length binary sequences are examined and analysed.
The distributed design of the system in combination with the used code division multiple access method reduces greatly the collision probability and consequently the created delays. The statistical properties of the used packet switching method improves considerably the overall performance of the system. The selection of the spreading code bit rate defines the final bit error rate. Performance estimates for the flooding idea regarding the bit error rate and the collision probabilities have been evaluated. These estimates have been taken through the solution of a simplified mathematical model and verified from simulation tools that have been developed. These simulation tools compose an environment for the study of mesh topology networks
Topical Workshop on Electronics for Particle Physics
The purpose of the workshop was to present results and original concepts for electronics research and development relevant to particle physics experiments as well as accelerator and beam instrumentation at future facilities; to review the status of electronics for the LHC experiments; to identify and encourage common efforts for the development of electronics; and to promote information exchange and collaboration in the relevant engineering and physics communities