34,095 research outputs found

    Dynamical heterogeneities in a two dimensional driven glassy model: current fluctuations and finite size effects

    Get PDF
    In this article, we demonstrate that in a transport model of particles with kinetic constraints, long-lived spatial structures are responsible for the blocking dynamics and the decrease of the current at strong driving field. Coexistence between mobile and blocked regions can be anticipated by a first-order transition in the large deviation function for the current. By a study of the system under confinement, we are able to study finite-size effects and extract a typical length between mobile regions

    Differential temperature sensors: Review of applications in the test and characterization of circuits, usage and design methodology

    Get PDF
    Differential temperature sensors can be placed in integrated circuits to extract a signature ofthe power dissipated by the adjacent circuit blocks built in the same silicon die. This review paper firstdiscusses the singularity that differential temperature sensors provide with respect to other sensortopologies, with circuit monitoring being their main application. The paper focuses on the monitoringof radio-frequency analog circuits. The strategies to extract the power signature of the monitoredcircuit are reviewed, and a list of application examples in the domain of test and characterizationis provided. As a practical example, we elaborate the design methodology to conceive, step bystep, a differential temperature sensor to monitor the aging degradation in a class-A linear poweramplifier working in the 2.4 GHz Industrial Scientific Medical—ISM—band. It is discussed how,for this particular application, a sensor with a temperature resolution of 0.02 K and a high dynamicrange is required. A circuit solution for this objective is proposed, as well as recommendations for thedimensions and location of the devices that form the temperature sensor. The paper concludes with adescription of a simple procedure to monitor time variability.Postprint (published version

    Evaluation of the Senior Community Service Employment Program (SCSEP)

    Get PDF
    Older workers -- defined as those over the age of 55 -- account for an ever-increasing segment of the American labor force. As they grow in numbers, however, older workers are also particularly vulnerable to job dislocation, in part because rapid economic globalization has eliminated millions of jobs in manufacturing and other traditional fields of employment.Older workers are also becoming a growing share of the long-term and very long-term unemployed, a trend that started before the recent recession and has steadily advanced. Between 2007 and 2011, the proportion of unemployed workers over 50 who were jobless for six months or more jumped from 24 percent to 54 percent. Against this backdrop, the assistance offered by the Senior Community Service Employment Program (SCSEP) is of particularly timely importance. SCSEP was established in 1965 and incorporated under the Older Americans Act (OAA) in 1973. Operated by the U.S. Department of Labor's Employment and Training Administration (ETA), SCSEP provides subsidized minimum-wage, part-time community service assignments for low-income persons age 55 or older who would otherwise have poor employment prospects. Over its 46-year history, SCSEP has responded to the fact that older workers tend to have more difficulty than younger workers in finding new jobs when they become unemployed because of their greater likelihood as a group to have lower levels of formal education and obsolete skills, and because many employers hold negative stereotypes of older workers

    DeSyRe: on-Demand System Reliability

    No full text
    The DeSyRe project builds on-demand adaptive and reliable Systems-on-Chips (SoCs). As fabrication technology scales down, chips are becoming less reliable, thereby incurring increased power and performance costs for fault tolerance. To make matters worse, power density is becoming a significant limiting factor in SoC design, in general. In the face of such changes in the technological landscape, current solutions for fault tolerance are expected to introduce excessive overheads in future systems. Moreover, attempting to design and manufacture a totally defect and fault-free system, would impact heavily, even prohibitively, the design, manufacturing, and testing costs, as well as the system performance and power consumption. In this context, DeSyRe delivers a new generation of systems that are reliable by design at well-balanced power, performance, and design costs. In our attempt to reduce the overheads of fault-tolerance, only a small fraction of the chip is built to be fault-free. This fault-free part is then employed to manage the remaining fault-prone resources of the SoC. The DeSyRe framework is applied to two medical systems with high safety requirements (measured using the IEC 61508 functional safety standard) and tight power and performance constraints

    Study and simulation results for video landmark acquisition and tracking technology (Vilat-2)

    Get PDF
    The results of several investigations and hardware developments which supported new technology for Earth feature recognition and classification are described. Data analysis techniques and procedures were developed for processing the Feature Identification and Location Experiment (FILE) data. This experiment was flown in November 1981, on the second Shuttle flight and a second instrument, designed for aircraft flights, was flown over the United States in 1981. Ground tests were performed to provide the basis for designing a more advanced version (four spectral bands) of the FILE which would be capable of classifying clouds and snow (and possibly ice) as distinct features, in addition to the features classified in the Shuttle experiment (two spectral bands). The Shuttle instrument classifies water, bare land, vegetation, and clouds/snow/ice (grouped)

    Proactive Aging Mitigation in CGRAs through Utilization-Aware Allocation

    Full text link
    Resource balancing has been effectively used to mitigate the long-term aging effects of Negative Bias Temperature Instability (NBTI) in multi-core and Graphics Processing Unit (GPU) architectures. In this work, we investigate this strategy in Coarse-Grained Reconfigurable Arrays (CGRAs) with a novel application-to-CGRA allocation approach. By introducing important extensions to the reconfiguration logic and the datapath, we enable the dynamic movement of configurations throughout the fabric and allow overutilized Functional Units (FUs) to recover from stress-induced NBTI aging. Implementing the approach in a resource-constrained state-of-the-art CGRA reveals 2.2Ă—2.2\times lifetime improvement with negligible performance overheads and less than 10%10\% increase in area.Comment: Please cite this as: M. Brandalero, B. N. Lignati, A. Carlos Schneider Beck, M. Shafique and M. H\"ubner, "Proactive Aging Mitigation in CGRAs through Utilization-Aware Allocation," 2020 57th ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, USA, 2020, pp. 1-6, doi: 10.1109/DAC18072.2020.921858
    • …
    corecore