996 research outputs found
Hybrid Multiresolution Simulation & Model Checking: Network-On-Chip Systems
abstract: Designers employ a variety of modeling theories and methodologies to create functional models of discrete network systems. These dynamical models are evaluated using verification and validation techniques throughout incremental design stages. Models created for these systems should directly represent their growing complexity with respect to composition and heterogeneity. Similar to software engineering practices, incremental model design is required for complex system design. As a result, models at early increments are significantly simpler relative to real systems. While experimenting (verification or validation) on models at early increments are computationally less demanding, the results of these experiments are less trustworthy and less rewarding. At any increment of design, a set of tools and technique are required for controlling the complexity of models and experimentation.
A complex system such as Network-on-Chip (NoC) may benefit from incremental design stages. Current design methods for NoC rely on multiple models developed using various modeling frameworks. It is useful to develop frameworks that can formalize the relationships among these models. Fine-grain models are derived using their coarse-grain counterparts. Moreover, validation and verification capability at various design stages enabled through disciplined model conversion is very beneficial.
In this research, Multiresolution Modeling (MRM) is used for system level design of NoC. MRM aids in creating a family of models at different levels of scale and complexity with well-formed relationships. In addition, a variant of the Discrete Event System Specification (DEVS) formalism is proposed which supports model checking. Hierarchical models of Network-on-Chip components may be created at different resolutions while each model can be validated using discrete-event simulation and verified via state exploration. System property expressions are defined in the DEVS language and developed as Transducers which can be applied seamlessly for model checking and simulation purposes.
Multiresolution Modeling with verification and validation capabilities of this framework complement one another. MRM manages the scale and complexity of models which in turn can reduces V&V time and effort and conversely the V&V helps ensure correctness of models at multiple resolutions. This framework is realized through extending the DEVS-Suite simulator and its applicability demonstrated for exemplar NoC models.Dissertation/ThesisDoctoral Dissertation Computer Science 201
Recommended from our members
Principles of music education applied to pronunciation instruction
textMusic education and pronunciation teaching within second language education would seem to be two entirely separate fields. Yet, there are undeniable links between learning to play an instrument, such as the violin, and learning to speak in a second language. This Report attempts to bridge the divide between both disciplines by highlighting the similarities between musical features and pronunciation features, and by applying principles for practicing music to pronunciation practice. It is hoped that this comparison will motivate second language learners to practice pronunciation and increase the quality of their home practice, which has been found to play an important role in determining the degree of students’ pronunciation improvement (Sardegna, 2011). This Report begins with a review of pronunciation teaching trends and how they have shaped pronunciation teaching today. It then provides an overview of three important pronunciation learning models, followed by a discussion of a principled approach to teaching pronunciation. This principled approach may help bridge the gap between theory and classroom practice. Then, grounded on evidence suggesting strong links between teaching pronunciation and teaching violin, the Report concludes with a rationale for applying the proposed principles to a musical teaching context and suggests adopting a musical approach to practice in order to effect change in students’ English pronunciation.Foreign Language Educatio
Power estimation of an ECDSA core applied in V2X scenarios using heterogeneous distributed simulation
Embedded systems are steadily growing in complexity and nowadays power consumption additionally plays an important role. Designing and exploring such systems embedded in its environment demand for holistic and efficient simulations. In this work we use a simulation framework based on the HLA (High-Level Architecture) and the modeling tool Ptolemy II to enable complex heterogeneous distributed simulations of embedded systems. In this context, we introduce a co-simulation based power estimation approach by integrating domain-specific simulators as well as off-the-shelf HDL simulator and synthesis tools. This enables cross-domain interaction and generation of realistic on-the-fly stimuli data for Register Transfer Level and Gate Level models as well as the gathering of power estimation data. We apply the framework to a Vehicle-2-X scenario evaluating an ECDSA signature processing core which ensures trustworthiness in vehicular wireless networks. To evaluate dynamic power reduction possibilities on application level we additionally introduce a V2X Message Evaluation technique to reduce signature verification efforts. It shows how realistic on-the-fly stimuli data obtained by the framework can improve the exploration and estimation of dynamic power consumption
Elastic circuits
Elasticity in circuits and systems provides tolerance to variations in computation and communication delays. This paper presents a comprehensive overview of elastic circuits for those designers who are mainly familiar with synchronous design. Elasticity can be implemented both synchronously and asynchronously, although it was traditionally more often associated with asynchronous circuits. This paper shows that synchronous and asynchronous elastic circuits can be designed, analyzed, and optimized using similar techniques. Thus, choices between synchronous and asynchronous implementations are localized and deferred until late in the design process.Peer ReviewedPostprint (published version
Re-examining Phonological and Lexical Correlates of Second Language Comprehensibility:The Role of Rater Experience
Few researchers and teachers would disagree that some linguistic aspects
of second language (L2) speech are more crucial than others for successful
communication. Underlying this idea is the assumption that communicative
success can be broadly defined in terms of speakers’ ability to convey the
intended meaning to the interlocutor, which is frequently captured through
a listener-based rating of comprehensibility or ease of understanding (e.g.
Derwing & Munro, 2009; Levis, 2005). Previous research has shown that
communicative success – for example, as defined through comprehensible L2
speech – depends on several linguistic dimensions of L2 output, including its
segmental and suprasegmental pronunciation, fluency-based characteristics,
lexical and grammatical content, as well as discourse structure (e.g. Field,
2005; Hahn, 2004; Kang et al., 2010; Trofimovich & Isaacs, 2012). Our chief
objective in the current study was to explore the L2 comprehensibility construct from a language assessment perspective (e.g. Isaacs & Thomson, 2013),
by targeting rater experience as a possible source of variance influencing the
degree to which raters use various characteristics of speech in judging L2
comprehensibility. In keeping with this objective, we asked the following
question: What is the extent to which linguistic aspects of L2 speech contributing to comprehensibility ratings depend on raters’ experience
Recommended from our members
Enunciative identity in elementary English as a foreign language
How to improve the skill of speaking English is a major challenge for English learners in Taiwan nowadays. This project focuses on issues of pronunciation as the starting point to examine the problems of learning English, and issues of identity transformation in the language-learning process. Then it addresses the concept of enunciation as a way to facilitate English learners to establish their confidence in, and ownership of, the target language. This project is designed not only for discussing issues of improving the teaching and learning of English pronunciation, but also for explicating how students can gain their own voices and define their subjectivity during their English-learning process
MPSoCBench : um framework para avaliação de ferramentas e metodologias para sistemas multiprocessados em chip
Orientador: Rodolfo Jardim de AzevedoTese (doutorado) - Universidade Estadual de Campinas, Instituto de ComputaçãoResumo: Recentes metodologias e ferramentas de projetos de sistemas multiprocessados em chip (MPSoC) aumentam a produtividade por meio da utilização de plataformas baseadas em simuladores, antes de definir os últimos detalhes da arquitetura. No entanto, a simulação só é eficiente quando utiliza ferramentas de modelagem que suportem a descrição do comportamento do sistema em um elevado nÃvel de abstração. A escassez de plataformas virtuais de MPSoCs que integrem hardware e software escaláveis nos motivou a desenvolver o MPSoCBench, que consiste de um conjunto escalável de MPSoCs incluindo quatro modelos de processadores (PowerPC, MIPS, SPARC e ARM), organizado em plataformas com 1, 2, 4, 8, 16, 32 e 64 núcleos, cross-compiladores, IPs, interconexões, 17 aplicações paralelas e estimativa de consumo de energia para os principais componentes (processadores, roteadores, memória principal e caches). Uma importante demanda em projetos MPSoC é atender à s restrições de consumo de energia o mais cedo possÃvel. Considerando que o desempenho do processador está diretamente relacionado ao consumo, há um crescente interesse em explorar o trade-off entre consumo de energia e desempenho, tendo em conta o domÃnio da aplicação alvo. Técnicas de escalabilidade dinâmica de freqüência e voltagem fundamentam-se em gerenciar o nÃvel de tensão e frequência da CPU, permitindo que o sistema alcance apenas o desempenho suficiente para processar a carga de trabalho, reduzindo, consequentemente, o consumo de energia. Para explorar a eficiência energética e desempenho, foram adicionados recursos ao MPSoCBench, visando explorar escalabilidade dinâmica de voltaegem e frequência (DVFS) e foram validados três mecanismos com base na estimativa dinâmica de energia e taxa de uso de CPUAbstract: Recent design methodologies and tools aim at enhancing the design productivity by providing a software development platform before the definition of the final Multiprocessor System on Chip (MPSoC) architecture details. However, simulation can only be efficiently performed when using a modeling and simulation engine that supports system behavior description at a high abstraction level. The lack of MPSoC virtual platform prototyping integrating both scalable hardware and software in order to create and evaluate new methodologies and tools motivated us to develop the MPSoCBench, a scalable set of MPSoCs including four different ISAs (PowerPC, MIPS, SPARC, and ARM) organized in platforms with 1, 2, 4, 8, 16, 32, and 64 cores, cross-compilers, IPs, interconnections, 17 parallel version of software from well-known benchmarks, and power consumption estimation for main components (processors, routers, memory, and caches). An important demand in MPSoC designs is the addressing of energy consumption constraints as early as possible. Whereas processor performance comes with a high power cost, there is an increasing interest in exploring the trade-off between power and performance, taking into account the target application domain. Dynamic Voltage and Frequency Scaling techniques adaptively scale the voltage and frequency levels of the CPU allowing it to reach just enough performance to process the system workload while meeting throughput constraints, and thereby, reducing the energy consumption. To explore this wide design space for energy efficiency and performance, both for hardware and software components, we provided MPSoCBench features to explore dynamic voltage and frequency scalability (DVFS) and evaluated three mechanisms based on energy estimation and CPU usage rateDoutoradoCiência da ComputaçãoDoutora em Ciência da Computaçã
- …