983 research outputs found

    The JEM-EUSO time synchronization system

    Get PDF
    Abstract JEM-EUSO is a wide-angle refractive UV-telescope proposed to be attached on International Space Station. The tracks generated by Extensive Air Showers (EAS) produced by Ultra High Energy Cosmic Rays (UHECR) are reconstructed registering the data coming from 4932 MAPMTs of 64-pixels and retrieving the interesting ones on the occurrence of second level triggers. To guarantee correct time alignment of the events and to measure the event time with a precision of few microseconds, a time synchronization system for the focal surface electronics has been developed. Here we will present the status and the technical solutions adopted so far

    Cooperative Synchronization in Wireless Networks

    Full text link
    Synchronization is a key functionality in wireless network, enabling a wide variety of services. We consider a Bayesian inference framework whereby network nodes can achieve phase and skew synchronization in a fully distributed way. In particular, under the assumption of Gaussian measurement noise, we derive two message passing methods (belief propagation and mean field), analyze their convergence behavior, and perform a qualitative and quantitative comparison with a number of competing algorithms. We also show that both methods can be applied in networks with and without master nodes. Our performance results are complemented by, and compared with, the relevant Bayesian Cram\'er-Rao bounds

    The Electronics and Data Acquisition System of the DarkSide Dark Matter Search

    Full text link
    It is generally inferred from astronomical measurements that Dark Matter (DM) comprises approximately 27\% of the energy-density of the universe. If DM is a subatomic particle, a possible candidate is a Weakly Interacting Massive Particle (WIMP), and the DarkSide-50 (DS) experiment is a direct search for evidence of WIMP-nuclear collisions. DS is located underground at the Laboratori Nazionali del Gran Sasso (LNGS) in Italy, and consists of three active, embedded components; an outer water veto (CTF), a liquid scintillator veto (LSV), and a liquid argon (LAr) time projection chamber (TPC). This paper describes the data acquisition and electronic systems of the DS detectors, designed to detect the residual ionization from such collisions

    Rethinking Timestamping: Time Stamp Counter Design for Virtualized Environment

    Full text link
    Almost every processor supports Time Stamp Counter (TSC), which is a hardware register that increments its value every clock cycle. Due to its high resolution and accessibility, TSC is now widely used for a variety tasks that need time measurements such as wall clock, code benchmarking, or metering hardware usage for account billing. However, if not carefully configured and interpreted, TSC-based time measurements can yield inaccurate readings. For instance, modern CPU may dynamically change its frequency or enter into low-power states. Also, time spent on scheduling events, system calls, page faults, etc. should be correctly accounted for. Even more complications arise when TSC measurements are done in virtual environments; virtual machines, on which TSC readings are taken, can be suspended, migrated, and scheduled on a machine with different clock rate and performance. In production virtualization systems, some management tasks are executed inside guests on behalf of the management system, effectively consuming end-user’s CPU time, which we believe should be excluded from end-user billing. We argue that the main problem with current TSC is that its hardware semantic is too vague to serve as a multi-purpose time source. In this thesis, we propose an improved TSC design, called Caviar, to address most of the issues. Caviar extends existing TSC hardware interface by adding a control-register based configuration interface through which a system can set up secondary TSCs whose behavior should be correct when accessed in a localized execution context including virtualized environment. We experimentally confirmed inaccurate readings with current TSC by conducting a series of TSC measurements on various x86 platforms, including virtualized cloud computing servers. We analyzed some of the results and argue that how our proposed solution can fix the problems. In conclusion, we believe that the simple interface of Caviar can solve most of current TSC complications, be implemented with minimal hardware cost, and be adopted easily by system software

    Trace-based Performance Analysis for Hardware Accelerators

    Get PDF
    This thesis presents how performance data from hardware accelerators can be included in event logs. It extends the capabilities of trace-based performance analysis to also monitor and record data from this novel parallelization layer. The increasing awareness to power consumption of computing devices has led to an interest in hybrid computing architectures as well. High-end computers, workstations, and mobile devices start to employ hardware accelerators to offload computationally intense and parallel tasks, while at the same time retaining a highly efficient scalar compute unit for non-parallel tasks. This execution pattern is typically asynchronous so that the scalar unit can resume other work while the hardware accelerator is busy. Performance analysis tools provided by the hardware accelerator vendors cover the situation of one host using one device very well. Yet, they do not address the needs of the high performance computing community. This thesis investigates ways to extend existing methods for recording events from highly parallel applications to also cover scenarios in which hardware accelerators aid these applications. After introducing a generic approach that is suitable for any API based acceleration paradigm, the thesis derives a suggestion for a generic performance API for hardware accelerators and its implementation with NVIDIA CUPTI. In a next step the visualization of event logs containing data from execution streams on different levels of parallelism is discussed. In order to overcome the limitations of classic performance profiles and timeline displays, a graph-based visualization using Parallel Performance Flow Graphs (PPFGs) is introduced. This novel technical approach is using program states in order to display similarities and differences between the potentially very large number of event streams and, thus, enables a fast way to spot load imbalances. The thesis concludes with the in-depth analysis of a case-study of PIConGPU---a highly parallel, multi-hybrid plasma physics simulation---that benefited greatly from the developed performance analysis methods.Diese Dissertation zeigt, wie der Ablauf von Anwendungsteilen, die auf Hardwarebeschleuniger ausgelagert wurden, als Programmspur mit aufgezeichnet werden kann. Damit wird die bekannte Technik der Leistungsanalyse von Anwendungen mittels Programmspuren so erweitert, dass auch diese neue Parallelitätsebene mit erfasst wird. Die Beschränkungen von Computersystemen bezüglich der elektrischen Leistungsaufnahme hat zu einer steigenden Anzahl von hybriden Computerarchitekturen geführt. Sowohl Hochleistungsrechner, aber auch Arbeitsplatzcomputer und mobile Endgeräte nutzen heute Hardwarebeschleuniger um rechenintensive, parallele Programmteile auszulagern und so den skalaren Hauptprozessor zu entlasten und nur für nicht parallele Programmteile zu verwenden. Dieses Ausführungsschema ist typischerweise asynchron: der Skalarprozessor kann, während der Hardwarebeschleuniger rechnet, selbst weiterarbeiten. Die Leistungsanalyse-Werkzeuge der Hersteller von Hardwarebeschleunigern decken den Standardfall (ein Host-System mit einem Hardwarebeschleuniger) sehr gut ab, scheitern aber an einer Unterstützung von hochparallelen Rechnersystemen. Die vorliegende Dissertation untersucht, in wie weit auch multi-hybride Anwendungen die Aktivität von Hardwarebeschleunigern aufzeichnen können. Dazu wird die vorhandene Methode zur Erzeugung von Programmspuren für hochparallele Anwendungen entsprechend erweitert. In dieser Untersuchung wird zuerst eine allgemeine Methodik entwickelt, mit der sich für jede API-gestützte Hardwarebeschleunigung eine Programmspur erstellen lässt. Darauf aufbauend wird eine eigene Programmierschnittstelle entwickelt, die es ermöglicht weitere leistungsrelevante Daten aufzuzeichnen. Die Umsetzung dieser Schnittstelle wird am Beispiel von NVIDIA CUPTI darstellt. Ein weiterer Teil der Arbeit beschäftigt sich mit der Darstellung von Programmspuren, welche Aufzeichnungen von den unterschiedlichen Parallelitätsebenen enthalten. Um die Einschränkungen klassischer Leistungsprofile oder Zeitachsendarstellungen zu überwinden, wird mit den parallelen Programmablaufgraphen (PPFGs) eine neue graphenbasisierte Darstellungsform eingeführt. Dieser neuartige Ansatz zeigt eine Programmspur als eine Folge von Programmzuständen mit gemeinsamen und unterchiedlichen Abläufen. So können divergierendes Programmverhalten und Lastimbalancen deutlich einfacher lokalisiert werden. Die Arbeit schließt mit der detaillierten Analyse von PIConGPU -- einer multi-hybriden Simulation aus der Plasmaphysik --, die in großem Maße von den in dieser Arbeit entwickelten Analysemöglichkeiten profiert hat

    Determination of a time-shift in the OPERA set-up using high energy horizontal muons in the LVD and OPERA detectors

    Full text link
    The purpose of this work is to report the measurement of a time-shift in the OPERA set-up in a totally independent way from Time Of Flight (TOF) measurements of CNGS neutrino events. The LVD and OPERA experiments are both installed in the same laboratory: LNGS. The relative position of the two detectors, separated by an average distance of ~ 160 m, allows the use of very high energy horizontal muons to cross-calibrate the timing systems of the two detectors, using a TOF technique which is totally independent from TOF of CNGS neutrino events. Indeed, the OPERA-LVD direction lies along the so-called "Teramo anomaly", a region in the Gran Sasso massif where LVD has established, many years ago, the existence of an anomaly in the mountain structure, which exhibits a low m. w. e. thickness for horizontal directions. The "abundant" high-energy horizontal muons (nearly 100 per year) going through LVD and OPERA exist because of this anomaly in the mountain orography. The total live time of the data in coincidence correspond to 1200 days from mid 2007 until March 2012. The time coincidence study of LVD and OPERA detectors is based on 306 cosmic horizontal muon events and shows the existence of a negative time shift in the OPERA set-up of the order of deltaT(AB) = - (73 \pm 9) ns when two calendar periods, A and B, are compared. This result shows a systematic effect in the OPERA timing system from August 2008 until December 2011. The size of the effect is comparable with the neutrino velocity excess recently measured by OPERA. It is probably interesting not to forget that with the MRPC technology developed by the ALICE Bologna group the TOF world record accuracy of 20 ps was reached. That technology can be implemented at LNGS for a high precision determination of TOF with the CNGS neutrino beams of an order of magnitude smaller than the value of the OPERA systematic effect

    Current Implementation of the Flooding Time Synchronization Protocol in Wireless Sensor Networks

    Get PDF
    Time synchronization is an issue that affects data accuracy within wireless sensor networks (WSNs). This issue is due to the complex nature of the wireless medium and can be mitigated with accurate time synchronization. This research focuses on the Flooding Time Synchronization Protocol (FTSP) since it is considered as the gold standard for accuracy in WSNs. FTSP minimizes the synchronization error by executing an algorithm that creates a unified time for the network reporting micro-second accuracy. Most synchronization protocols use the FTSP implementation as a benchmark for comparison. The current and only FTSP implementation runs on the TinyOS platform and is fully available online on GitHub. However, this implementation contains flaws that make micro-second accuracy impossible. This study reports a complete FTSP implementation that achieves micro-second accuracy after applying modifications to the current implementation. The new implementation provides a new standard to be used by future researches as a benchmark
    corecore