6,312 research outputs found
Analysis and elimination of hysteresis and noisy precursors in power amplifiers
Power amplifiers (PAs) often exhibit instabilities leading to frequency division by two or oscillations at incommensurate frequencies. This undesired behavior can be detected through a large-signal stability analysis of the solution. However, other commonly observed phenomena are still difficult to predict and eliminate. In this paper, the anomalous behavior observed in a Class-E PA is analyzed in detail. It involves hysteresis in the power-transfer curve, oscillation, and noisy precursors. The precursors are pronounced bumps in the power spectrum due to noise amplification under a small stability margin. The correction of the amplifier performance has required the development of a new technique for the elimination of the hysteresis. Instead of a trial-and-error procedure, this technique, of general application to circuit design, makes use of bifurcation concepts to suppress the hysteresis phenomenon through a single simulation on harmonic-balance software. Another objective has been the investigation of the circuit characteristics that make the noisy precursors observable in practical circuits and a technique has been derived for their elimination from the amplifier output spectrum. All the different techniques have been experimentally validated
Ultra-high-frequency piecewise-linear chaos using delayed feedback loops
We report on an ultra-high-frequency (> 1 GHz), piecewise-linear chaotic
system designed from low-cost, commercially available electronic components.
The system is composed of two electronic time-delayed feedback loops: A primary
analog loop with a variable gain that produces multi-mode oscillations centered
around 2 GHz and a secondary loop that switches the variable gain between two
different values by means of a digital-like signal. We demonstrate
experimentally and numerically that such an approach allows for the
simultaneous generation of analog and digital chaos, where the digital chaos
can be used to partition the system's attractor, forming the foundation for a
symbolic dynamics with potential applications in noise-resilient communications
and radar
The design of a multilevel envelope tracking amplifier based on a multiphase buck converter
Envelope Tracking (ET) and Envelope Elimination and Restoration (EER) are techniques that have gained in importance in the last decade in order to obtain highly efficient Radio Frequency Power Amplifier (RFPA) that transmits signals with high Peak to Average Power Ratio (PAPR). In this work a multilevel multiphase buck converter is presented as a solution for the envelope amplifier used in ET and EER. The presented multiphase buck converter generates multilevel voltage using “node” duty cycles and non-linear control. In this way the multilevel is implemented using only one simple power stage. However, the complexity of the multilevel converter implementation has been shifted from complicated power topologies to complicated digital control. Detailed discussion regarding the influence of the design parameters (switching frequency, output filter, time resolution of the digital control) on the performance of the proposed envelope amplifier is presented. The design of the output filter is conducted fulfilling the constraints of the envelope slew rate and minimum driver pulse that can be reproduced. In the cases when these two constraints cannot be fulfilled, they may be relieved by the modified control that is presented and experimentally validated. Finally, in order to validate the concept, a prototype has been designed and integrated with a nonlinear class F amplifier. Efficiency measurements showed that by employing EER it is possible to save up to 15% of power losses, comparing to the case when it is supplied by a constant voltage. Additionally, Adjacent Channel Power Ratio (ACPR) has been measured. The obtained results showed the value higher than 30dB for signals up to 5 MHz of bandwidth, without using predistortion technique
An agile supply modulator with improved transient performance for power efficient linear amplifier employing envelope tracking techniques
This article presents an agile supply modulator with optimal transient performance that includes improvement in rise time, overshoot and settling time for the envelope tracking supply in linear power amplifiers. For this purpose, we propose an on-demand current source module: the bang-bang transient performance enhancer (BBTPE). Its objective is to follow fast variations in input signals with reduced overshoot and settling time without deteriorating the steady-state performance of the buck regulator. The proposed approach enables fast system response through the BBTPE and an accurate steady-state output response through a low switching ripple and power efficient dynamic buck regulator. Fast output response with the help of the added module induces a slower rise of inductor current in the buck converter that further helps the proposed system to reduce both overshoot and settling time. This article also introduces an efficient selective tracking of envelope signal for linear PAs. To demonstrate the feasibility of the proposed solution, extensive simulations and experimental results from a discrete system are reported. The proposed supply modulator shows 80% improvement in rise time along with 60% reduction in both overshoot and settling time compared to the conventional dynamic buck regulator-based solution. Experimental results using the LTE 16-QAM 5 MHz standard shows improvement of 7.68 dB and 65.1% in adjacent channel power ratio (ACPR) and error vector magnitude (EVM), respectively.Peer ReviewedPostprint (author's final draft
Efficient and Robust Simulation, Modeling and Characterization of IC Power Delivery Circuits
As the Moore’s Law continues to drive IC technology, power delivery has become one
of the most difficult design challenges. Two of the major components in power delivery are
DC-DC converters and power distribution networks, both of which are time-consuming to
simulate and characterize using traditional approaches. In this dissertation, we propose a
complete set of solutions to efficiently analyze DC-DC converters and power distribution
networks by finding a perfect balance between efficiency and accuracy.
To tackle the problem, we first present a novel envelope following method based on
a numerically robust time-delayed phase condition to track the envelopes of circuit states
under a varying switching frequency. By adopting three fast simulation techniques, our
proposed method achieves higher speedup without comprising the accuracy of the results.
The robustness and efficiency of the proposed method are demonstrated using several DCDC
converter and oscillator circuits modeled using the industrial standard BSIM4 transistor
models. A significant runtime speedup of up to 30X with respect to the conventional
transient analysis is achieved for several DC-DC converters with strong nonlinear switching
characteristics.
We then take another approach, average modeling, to enhance the efficiency of analyzing
DC-DC converters. We proposed a multi-harmonic model that not only predicts the
DC response but also captures the harmonics of arbitrary degrees. The proposed full-order
model retains the inductor current as a state variable and accurately captures the circuit
dynamics even in the transient state. Furthermore, by continuously monitoring state variables,
our model seamlessly transitions between continuous conduction mode and discontinuous
conduction mode. The proposed model, when tested with a system decoupling
technique, obtains up to 10X runtime speedups over transistor-level simulations with a maximum output voltage error that never exceeds 4%.
Based on the multi-harmonic averaged model, we further developed the small-signal
model that provides a complete characterization of both DC averages and higher-order
harmonic responses. The proposed model captures important high-frequency overshoots
and undershoots of the converter response, which are otherwise unaccounted for by the
existing techniques. In two converter examples, the proposed model corrects the misleading
results of the existing models by providing the truthful characterization of the overall
converter AC response and offers important guidance for converter design and closed-loop
control.
To address the problem of time-consuming simulation of power distribution networks,
we present a partition-based iterative method by integrating block-Jacobi method with
support graph method. The former enjoys the ease of parallelization, however, lacks a
direct control of the numerical properties of the produced partitions. In contrast, the latter
operates on the maximum spanning tree of the circuit graph, which is optimized for
fast numerical convergence, but is bottlenecked by its difficulty of parallelization. In our
proposed method, the circuit partitioning is guided by the maximum spanning tree of the
underlying circuit graph, offering essential guidance for achieving fast convergence. The
resulting block-Jacobi-like preconditioner maximizes the numerical benefit inherited from
support graph theory while lending itself to straightforward parallelization as a partitionbased
method. The experimental results on IBM power grid suite and synthetic power grid
benchmarks show that our proposed method speeds up the DC simulation by up to 11.5X
over a state-of-the-art direct solver
Envelope-based modeling for single-phase grid-following and forming converters
The study of the interaction with the grid, including synchronization, controller design and stability assessment for 1o grid-following (GFL) and grid-forming (GFM) power converters requires an efficient modeling tool to design universal grid-connected converters considering the different grid scenarios. From the initial time-periodic system, approximated linear time-invariant (LTI) models are obtained through dynamic phasors, linearization of variables represented in a virtual synchronous rotating reference frame (RRF) or linearization in the frequency domain, i.e. harmonic linearization. The accuracy and complexity of the obtained model depend on the method used. This work proposes to use the well-known envelope modeling approach used for resonant converters but requiring the time periodic input to generate its related phase synchronization for the model. The result is a simple and accurate LTI model of 1º GFL/GFM power converter for such stability studies. The proposed 1o modeling approach is valid for any application with phase locked loop (PLL) synchronization. Simulation results validating de proposal are provided.This work has been supported by the Ministry of Science and Innovation through the project RTI2018-095138-B-C31:"Electrónica de potencia aplicada a la red eléctrica y a procesos industriales": PEGI
Energy Efficient RF Transmitter Design using Enhanced Breakdown Voltage SOI-CMOS Compatible MESFETs
abstract: The high cut-off frequency of deep sub-micron CMOS technologies has enabled the integration of radio frequency (RF) transceivers with digital circuits. However, the challenging point is the integration of RF power amplifiers, mainly due to the low breakdown voltage of CMOS transistors. Silicon-on-insulator (SOI) metal semiconductor field effect transistors (MESFETs) have been introduced to remedy the limited headroom concern in CMOS technologies. The MESFETs presented in this thesis have been fabricated on different SOI-CMOS processes without making any change to the standard fabrication steps and offer 2-30 times higher breakdown voltage than the MOSFETs on the same process. This thesis explains the design steps of high efficiency and wideband RF transmitters using the proposed SOI-CMOS compatible MESFETs. This task involves DC and RF characterization of MESFET devices, along with providing a compact Spice model for simulation purposes. This thesis presents the design of several SOI-MESFET RF power amplifiers operating at 433, 900 and 1800 MHz with ~40% bandwidth. Measurement results show a peak power added efficiency (PAE) of 55% and a peak output power of 22.5 dBm. The RF-PAs were designed to operate in Class-AB mode to minimize the linearity degradation. Class-AB power amplifiers lead to poor power added efficiency, especially when fed with signals with high peak to average power ratio (PAPR) such as wideband code division multiple access (W-CDMA). Polar transmitters have been introduced to improve the efficiency of RF-PAs at backed-off powers. A MESFET based envelope tracking (ET) polar transmitter was designed and measured. A low drop-out voltage regulator (LDO) was used as the supply modulator of this polar transmitter. MESFETs are depletion mode devices; therefore, they can be configured in a source follower configuration to have better stability and higher bandwidth that MOSFET based LDOs. Measurement results show 350 MHz bandwidth while driving a 10 pF capacitive load. A novel polar transmitter is introduced in this thesis to alleviate some of the limitations associated with polar transmitters. The proposed architecture uses the backgate terminal of a partially depleted transistor on SOI process, which relaxes the bandwidth and efficiency requirements of the envelope amplifier in a polar transmitter. The measurement results of the proposed transmitter demonstrate more than three times PAE improvement at 6-dB backed-off output power, compared to the traditional RF transmitters.Dissertation/ThesisPh.D. Electrical Engineering 201
Efficient and Robust Simulation, Modeling and Characterization of IC Power Delivery Circuits
As the Moore’s Law continues to drive IC technology, power delivery has become one
of the most difficult design challenges. Two of the major components in power delivery are
DC-DC converters and power distribution networks, both of which are time-consuming to
simulate and characterize using traditional approaches. In this dissertation, we propose a
complete set of solutions to efficiently analyze DC-DC converters and power distribution
networks by finding a perfect balance between efficiency and accuracy.
To tackle the problem, we first present a novel envelope following method based on
a numerically robust time-delayed phase condition to track the envelopes of circuit states
under a varying switching frequency. By adopting three fast simulation techniques, our
proposed method achieves higher speedup without comprising the accuracy of the results.
The robustness and efficiency of the proposed method are demonstrated using several DCDC
converter and oscillator circuits modeled using the industrial standard BSIM4 transistor
models. A significant runtime speedup of up to 30X with respect to the conventional
transient analysis is achieved for several DC-DC converters with strong nonlinear switching
characteristics.
We then take another approach, average modeling, to enhance the efficiency of analyzing
DC-DC converters. We proposed a multi-harmonic model that not only predicts the
DC response but also captures the harmonics of arbitrary degrees. The proposed full-order
model retains the inductor current as a state variable and accurately captures the circuit
dynamics even in the transient state. Furthermore, by continuously monitoring state variables,
our model seamlessly transitions between continuous conduction mode and discontinuous
conduction mode. The proposed model, when tested with a system decoupling
technique, obtains up to 10X runtime speedups over transistor-level simulations with a maximum output voltage error that never exceeds 4%.
Based on the multi-harmonic averaged model, we further developed the small-signal
model that provides a complete characterization of both DC averages and higher-order
harmonic responses. The proposed model captures important high-frequency overshoots
and undershoots of the converter response, which are otherwise unaccounted for by the
existing techniques. In two converter examples, the proposed model corrects the misleading
results of the existing models by providing the truthful characterization of the overall
converter AC response and offers important guidance for converter design and closed-loop
control.
To address the problem of time-consuming simulation of power distribution networks,
we present a partition-based iterative method by integrating block-Jacobi method with
support graph method. The former enjoys the ease of parallelization, however, lacks a
direct control of the numerical properties of the produced partitions. In contrast, the latter
operates on the maximum spanning tree of the circuit graph, which is optimized for
fast numerical convergence, but is bottlenecked by its difficulty of parallelization. In our
proposed method, the circuit partitioning is guided by the maximum spanning tree of the
underlying circuit graph, offering essential guidance for achieving fast convergence. The
resulting block-Jacobi-like preconditioner maximizes the numerical benefit inherited from
support graph theory while lending itself to straightforward parallelization as a partitionbased
method. The experimental results on IBM power grid suite and synthetic power grid
benchmarks show that our proposed method speeds up the DC simulation by up to 11.5X
over a state-of-the-art direct solver
Recommended from our members
Ultra-Low-Power Sensors and Receivers for IoT Applications
The combination of ultra-low power analog front-ends and CMOS-compatible transducers enable new applications, such as environmental monitors, household appliances, health trackers, etc. that are seamlessly integrated into our daily lives. Furthermore, wireless connectivity allows many of these sensors to operate both independently and collectively. These techniques collectively fulfil the recent surge of internet-of-things (IoT) applications that have the potential to fundamentally change daily life for millions of people.In this dissertation, the circuit and system design of wireless receivers and sensors is presented that explores the challenges of implementing long lifespan, high accuracy, and large coverage range IoT sensor networks. The first is a wake-up receiver (WuRX), which continuously monitors the RF environment to wake up a higher-power radio upon detection of a predetermined RF signature. This work both improves sensitivity and reduces power over prior art through a multi-faceted design featuring an impedance transformation network with large passive voltage gain, an active envelope detector with high input impedance to facilitate large passive voltage gain, a low-power precision comparator, and a low-leakage digital baseband correlator.Although pushing the prior WuRX performance boundary by orders of magnitude, the first work shows moderate sensitivity, inferior temperature robustness, and large area with external lumped components. Thus, the second work shows a miniaturized WuRX that is temperature-compensated, yet still consumes only nano-watt power and millimeter area while operating at 9 GHz. To further reduce the area, a global common-mode feedback is utilized across the envelope detector and baseband amplifier that eliminates the need for off-chip ac-coupling components. Multiple temperature-compensation techniques are proposed to maintain constant bandwidth of the signal path and constant clock frequency. Both WuRXs operate at 0.4 V supply, consume near-zero power and achieve ~-70 dBm sensitivity.Lastly, the first reported CMOS 2-in-1 relative humidity and temperature sensor is presented. A unified analog front-end interfaces on-chip transducers and converts the inputs into a frequency vis a high-linearity frequency-locked loop. An incomplete-settling switched-capacitor-based Wheatstone bridge is proposed to sense the inputs in a power-efficient fashion
- …