1,929 research outputs found

    Thermoelectric Outer Planets Spacecraft (TOPS) electronic packaging and cabling development summary report

    Get PDF
    Electronic packaging and cabling activities performed in support of the Thermoelectric Outer Planets Spacecraft (TOPS) Advanced Systems Technology (AST) project are detailed. It describes new electronic compartment, electronic assembly, and module concepts, and a new high-density, planar interconnection technique called discrete multilayer (DML). Development and qualification of high density cabling techniques, using small gage wire and microminiature connectors, are also reported

    Printed Circuit Board (PCB) design process and fabrication

    Get PDF
    This module describes main characteristics of Printed Circuit Boards (PCBs). A brief history of PCBs is introduced in the first chapter. Then, the design processes and the fabrication of PCBs are addressed and finally a study case is presented in the last chapter of the module.Peer ReviewedPostprint (published version

    Design and develop a MOS magnetic memory Final report, 11 Mar. - 11 Sep. 1966

    Get PDF
    Interface problems between plated wire magnetic memory and MO

    Design requirements for rigid printed wiring boards and assemblies. NASA Handbook

    Get PDF
    The NASA requirements for assuring reliable rigid printed wiring board design are prescribed. Basic considerations necessary to assure reliable rigid printed wiring board design are described and incorporated

    Design, processing and testing of LSI arrays, hybrid microelectronics task

    Get PDF
    Mathematical cost models previously developed for hybrid microelectronic subsystems were refined and expanded. Rework terms related to substrate fabrication, nonrecurring developmental and manufacturing operations, and prototype production are included. Sample computer programs were written to demonstrate hybrid microelectric applications of these cost models. Computer programs were generated to calculate and analyze values for the total microelectronics costs. Large scale integrated (LST) chips utilizing tape chip carrier technology were studied. The feasibility of interconnecting arrays of LSU chips utilizing tape chip carrier and semiautomatic wire bonding technology was demonstrated

    Design, processing and testing of LSI arrays hybrid microelectronics task

    Get PDF
    Those factors affecting the cost of electronic subsystems utilizing LSI microcircuits were determined and the most efficient methods for low cost packaging of LSI devices as a function of density and reliability were developed

    Advanced On-Board Processor (AOP)

    Get PDF
    Advanced On-board Processor the (AOP) uses large scale integration throughout and is the most advanced space qualified computer of its class in existence today. It was designed to satisfy most spacecraft requirements which are anticipated over the next several years. The AOP design utilizes custom metallized multigate arrays (CMMA) which have been designed specifically for this computer. This approach provides the most efficient use of circuits, reduces volume, weight, assembly costs and provides for a significant increase in reliability by the significant reduction in conventional circuit interconnections. The required 69 CMMA packages are assembled on a single multilayer printed circuit board which together with associated connectors constitutes the complete AOP. This approach also reduces conventional interconnections thus further reducing weight, volume and assembly costs
    • …
    corecore