5 research outputs found
Recommended from our members
Wide-bandwidth, high-resolution delta-sigma analog-to-digital converters
There is a significant need in recent mobile communication and wireless broadband
systems for high-performance analog-to-digital converters (ADCs) that have wide
bandwidth (BW>5-MHz) and high data rate (>100-Mbps). A delta-sigma ADC is
recognized as a power-efficient ADC architecture when high resolution (>12-b) is
required. This is due to several advantages of the delta-sigma ADC including relaxed
anti-aliasing filter requirements, high signal-to-noise and distortion ratio (SNDR) and
most importantly, reduced sensitivity to analog imperfections. In this thesis, several
structures and design techniques are developed for the implementation of continuoustime
(CT) and discrete-time (DT) delta-sigma ADCs. These techniques save the total
power consumption, reduce the design complexity, and decrease the chip die area of
delta-sigma modulators.
First a 4th-order single stage CT delta-sigma ADC with a novel single-amplifier-biquad
(SAB) based loop filter is presented. By utilizing the SAB networks in the loop filter of
an Nth-order CT delta-sigma modulator, it requires only half the number of active
amplifiers and feed-forward branches used in the conventional modulator architecture,
thus decreasing the power consumption and area by reducing the number of amplifiers.
The proposed scheme also enables the modulator to use a switch-capacitor (SC) adder
due to the reduced number of feedforward branches to its summing block. As a sequence,
it consumes less power compared to a conventional CT adder. With a 130-nm CMOS
technology, the fabricated prototype IC achieves a dynamic range of 80 dB with 10 MHz
signal bandwidth and analog power dissipation lower than 12 mW. Presented as the
second scheme to save power consumption and chip die area in ΔΣ modulators is a new
stage-sharing technique in a discrete-time 2-2 MASH ΔΣ ADC. The proposed technique
shares all the active blocks of the modulator second stage with its first stage during the
two non-overlapping clock phases. Measurement results show that the modulator
designed in a 0.13-um CMOS technology achieves 76 dB SNDR over a 10 MHz
conversion bandwidth dissipating less than 9 mW analog power
Design of sigma-delta modulators for analog-to-digital conversion intensively using passive circuits
This thesis presents the analysis, design implementation and experimental evaluation of passiveactive discrete-time and continuous-time Sigma-Delta (ΣΔ) modulators (ΣΔMs) analog-todigital converters (ADCs).
Two prototype circuits were manufactured. The first one, a discrete-time 2nd-order ΣΔM, was designed in a 130 nm CMOS technology. This prototype confirmed the validity of the ultra incomplete settling (UIS) concept used for implementing the passive integrators. This circuit, clocked at 100 MHz and consuming 298 μW, achieves DR/SNR/SNDR of 78.2/73.9/72.8 dB, respectively, for a signal bandwidth of 300 kHz. This results in a Walden FoMW of 139.3 fJ/conv.-step and Schreier FoMS of 168 dB.
The final prototype circuit is a highly area and power efficient ΣΔM using a combination of a cascaded topology, a continuous-time RC loop filter and switched-capacitor feedback paths. The modulator requires only two low gain stages that are based on differential pairs. A systematic design methodology based on genetic algorithm, was used, which allowed decreasing the circuit’s sensitivity to the circuit components’ variations. This continuous-time, 2-1 MASH ΣΔM has been designed in a 65 nm CMOS technology and it occupies an area of just 0.027 mm2. Measurement results show that this modulator achieves a peak SNR/SNDR of 76/72.2 dB and DR of 77dB for an input signal bandwidth of 10 MHz, while dissipating 1.57 mW from a 1 V power supply voltage. The ΣΔM achieves a Walden FoMW of 23.6 fJ/level and a Schreier FoMS of 175 dB. The innovations proposed in this circuit result, both, in the reduction of the power consumption and of the chip size. To the best of the author’s knowledge the circuit achieves the lowest Walden FOMW for ΣΔMs operating at signal bandwidth from 5 MHz to 50 MHz reported to date
Robust sigma delta converters : and their application in low-power highly-digitized flexible receivers
In wireless communication industry, the convergence of stand-alone, single application transceiver IC’s into scalable, programmable and platform based transceiver ICs, has led to the possibility to create sophisticated mobile devices within a limited volume. These multi-standard (multi-mode), MIMO, SDR and cognitive radios, ask for more adaptability and flexibility on every abstraction level of the transceiver. The adaptability and flexibility of the receive paths require a digitized receiver architecture in which most of the adaptability and flexibility is shifted in the digital domain. This trend to ask for more adaptability and flexibility, but also more performance, higher efficiency and an increasing functionality per volume, has a major impact on the IP blocks such systems are built with. At the same time the increasing requirement for more digital processing in the same volume and for the same power has led to mainstream CMOS feature size scaling, leading to smaller, faster and more efficient transistors, optimized to increase processing efficiency per volume (smaller area, lower power consumption, faster digital processing). As wireless receivers is a comparably small market compared to digital processors, the receivers also have to be designed in a digitally optimized technology, as the processor and transceiver are on the same chip to reduce device volume. This asks for a generalized approach, which maps application requirements of complex systems (such as wireless receivers) on the advantages these digitally optimized technologies bring. First, the application trends are gathered in five quality indicators being: (algorithmic) accuracy, robustness, flexibility, efficiency, and emission, of which the last one is not further analyzed in this thesis. Secondly, using the quality indicators, it is identified that by introducing (or increasing) digitization at every abstraction level of a system, the advantages of modern digitally optimized technologies can be exploited. For a system on a chip, these abstraction levels are: system/application level, analog IP architecture level, circuit topology level and layout level. In this thesis, the quality indicators together with the digitization at different abstraction levels are applied to S¿ modulators. S¿ modulator performance properties are categorized into the proposed quality indicators. Next, it is identified what determines the accuracy, robustness, flexibility and efficiency of a S¿ modulator. Important modulator performance parameters, design parameter relations, and performance-cost relations are derived. Finally, several implementations are presented, which are designed using the found relations. At least one implementation example is shown for each level of digitization. At system level, a flexible (N)ZIF receiver architecture is digitized by shifting the ADC closer to the antenna, reducing the amount of analog signal conditioning required in front of the ADC, and shifting the re-configurability of such a receiver into the digital domain as much as possible. Being closer to the antenna, and because of the increased receiver flexibility, a high performance, multi-mode ADC is required. In this thesis, it is proven that such multi-mode ADCs can be made at low area and power consumption. At analog IP architecture level, a smarter S¿ modulator architecture is found, which combines the advantages of 1-bit and multi-bit modulators. The analog loop filter is partly digitized, and analog circuit blocks are replaced by a digital filter, leading to an area and power efficient design, which above all is very portable, and has the potential to become a good candidate for the ADC in multimode receivers. At circuit and layout level, analog circuits are designed in the same way as digital circuits are. Analog IP blocks are split up in analog unit cells, which are put in a library. For each analog unit cell, a p-cell layout view is created. Once such a library is available, different IP blocks can be created using the same unit cells and using the automatic routing tools normally used for digital circuits. The library of unit cells can be ported to a next technology very quickly, as the unit cells are very simple circuits, increasing portability of IP blocks made with these unit cells. In this thesis, several modulators are presented that are designed using this digital design methodology. A high clock frequency in the giga-hertz range is used to test technology speed. The presented modulators have a small area and low power consumption. A modulator is ported from a 65nm to a 45nm technology in one month without making changes to the unit cells, or IP architecture, proving that this design methodology leads to very portable designs. The generalized system property categorization in quality indicators, and the digitization at different levels of system design, is named the digital design methodology. In this thesis this methodology is successfully applied to S¿ modulators, leading to high quality, mixed-signal S¿ modulator IP, which is more accurate, more robust, more flexible and/or more efficient
Robust sigma delta converters : and their application in low-power highly-digitized flexible receivers
In wireless communication industry, the convergence of stand-alone, single application transceiver IC’s into scalable, programmable and platform based transceiver ICs, has led to the possibility to create sophisticated mobile devices within a limited volume. These multi-standard (multi-mode), MIMO, SDR and cognitive radios, ask for more adaptability and flexibility on every abstraction level of the transceiver. The adaptability and flexibility of the receive paths require a digitized receiver architecture in which most of the adaptability and flexibility is shifted in the digital domain. This trend to ask for more adaptability and flexibility, but also more performance, higher efficiency and an increasing functionality per volume, has a major impact on the IP blocks such systems are built with. At the same time the increasing requirement for more digital processing in the same volume and for the same power has led to mainstream CMOS feature size scaling, leading to smaller, faster and more efficient transistors, optimized to increase processing efficiency per volume (smaller area, lower power consumption, faster digital processing). As wireless receivers is a comparably small market compared to digital processors, the receivers also have to be designed in a digitally optimized technology, as the processor and transceiver are on the same chip to reduce device volume. This asks for a generalized approach, which maps application requirements of complex systems (such as wireless receivers) on the advantages these digitally optimized technologies bring. First, the application trends are gathered in five quality indicators being: (algorithmic) accuracy, robustness, flexibility, efficiency, and emission, of which the last one is not further analyzed in this thesis. Secondly, using the quality indicators, it is identified that by introducing (or increasing) digitization at every abstraction level of a system, the advantages of modern digitally optimized technologies can be exploited. For a system on a chip, these abstraction levels are: system/application level, analog IP architecture level, circuit topology level and layout level. In this thesis, the quality indicators together with the digitization at different abstraction levels are applied to S¿ modulators. S¿ modulator performance properties are categorized into the proposed quality indicators. Next, it is identified what determines the accuracy, robustness, flexibility and efficiency of a S¿ modulator. Important modulator performance parameters, design parameter relations, and performance-cost relations are derived. Finally, several implementations are presented, which are designed using the found relations. At least one implementation example is shown for each level of digitization. At system level, a flexible (N)ZIF receiver architecture is digitized by shifting the ADC closer to the antenna, reducing the amount of analog signal conditioning required in front of the ADC, and shifting the re-configurability of such a receiver into the digital domain as much as possible. Being closer to the antenna, and because of the increased receiver flexibility, a high performance, multi-mode ADC is required. In this thesis, it is proven that such multi-mode ADCs can be made at low area and power consumption. At analog IP architecture level, a smarter S¿ modulator architecture is found, which combines the advantages of 1-bit and multi-bit modulators. The analog loop filter is partly digitized, and analog circuit blocks are replaced by a digital filter, leading to an area and power efficient design, which above all is very portable, and has the potential to become a good candidate for the ADC in multimode receivers. At circuit and layout level, analog circuits are designed in the same way as digital circuits are. Analog IP blocks are split up in analog unit cells, which are put in a library. For each analog unit cell, a p-cell layout view is created. Once such a library is available, different IP blocks can be created using the same unit cells and using the automatic routing tools normally used for digital circuits. The library of unit cells can be ported to a next technology very quickly, as the unit cells are very simple circuits, increasing portability of IP blocks made with these unit cells. In this thesis, several modulators are presented that are designed using this digital design methodology. A high clock frequency in the giga-hertz range is used to test technology speed. The presented modulators have a small area and low power consumption. A modulator is ported from a 65nm to a 45nm technology in one month without making changes to the unit cells, or IP architecture, proving that this design methodology leads to very portable designs. The generalized system property categorization in quality indicators, and the digitization at different levels of system design, is named the digital design methodology. In this thesis this methodology is successfully applied to S¿ modulators, leading to high quality, mixed-signal S¿ modulator IP, which is more accurate, more robust, more flexible and/or more efficient
Analysis and design of low-power data converters
In a large number of applications the signal processing is done exploiting both
analog and digital signal processing techniques. In the past digital and analog
circuits were made on separate chip in order to limit the interference and other
side effects, but the actual trend is to realize the whole elaboration chain on a
single System on Chip (SoC). This choice is driven by different reasons such as the
reduction of power consumption, less silicon area occupation on the chip and also
reliability and repeatability. Commonly a large area in a SoC is occupied by digital
circuits, then, usually a CMOS short-channel technological processes optimized to
realize digital circuits is chosen to maximize the performance of the Digital Signal
Proccessor (DSP). Opposite, the short-channel technology nodes do not represent
the best choice for analog circuits. But in a large number of applications, the signals
which are treated have analog nature (microphone, speaker, antenna, accelerometers,
biopotential, etc.), then the input and output interfaces of the processing chip are
analog/mixed-signal conversion circuits. Therefore in a single integrated circuit (IC)
both digital and analog circuits can be found. This gives advantages in term of total
size, cost and power consumption of the SoC. The specific characteristics of CMOS
short-channel processes such as:
• Low breakdown voltage (BV) gives a power supply limit (about 1.2 V).
• High threshold voltage VTH (compared with the available voltage supply) fixed
in order to limit the leakage power consumption in digital applications (of the
order of 0.35 / 0.4V), puts a limit on the voltage dynamic, and creates many
problems with the stacked topologies.
• Threshold voltage dependent on the channel length VTH = f(L) (short channel
effects).
• Low value of the output resistance of the MOS (r0) and gm limited by speed
saturation, both causes contribute to achieving a low intrinsic gain gmr0 = 20
to 26dB.
• Mismatch which brings offset effects on analog circuits.
make the design of high performance analog circuits very difficult. Realizing lowpower
circuits is fundamental in different contexts, and for different reasons: lowering
the power dissipation gives the capability to reduce the batteries size in mobile
devices (laptops, smartphones, cameras, measuring instruments, etc.), increase the
life of remote sensing devices, satellites, space probes, also allows the reduction of
the size and weight of the heat sink. The reduction of power dissipation allows the
realization of implantable biomedical devices that do not damage biological tissue.
For this reason, the analysis and design of low power and high precision analog
circuits is important in order to obtain high performance in technological processes
that are not optimized for such applications. Different ways can be taken to reduce
the effect of the problems related to the technology:
• Circuital level: a circuit-level intervention is possible to solve a specific problem
of the circuit (i.e. Techniques for bandwidth expansion, increase the gain,
power reduction, etc.).
• Digital calibration: it is the highest level to intervene, and generally going to
correct the non-ideal structure through a digital processing, these aims are
based on models of specific errors of the structure.
• Definition of new paradigms.
This work has focused the attention on a very useful mixed-signal circuit: the
pipeline ADC. The pipeline ADCs are widely used for their energy efficiency in
high-precision applications where a resolution of about 10-16 bits and sampling
rates above hundreds of Mega-samples per second (telecommunication, radar, etc.)
are needed. An introduction on the theory of pipeline ADC, its state of the art
and the principal non-idealities that affect the energy efficiency and the accuracy
of this kind of data converters are reported in Chapter 1. Special consideration is
put on low-voltage low-power ADCs. In particular, for ADCs implemented in deep
submicron technology nodes side effects called short channel effects exist opposed to
older technology nodes where undesired effects are not present. An overview of the
short channel effects and their consequences on design, and also power consuption
reduction techniques, with particular emphasis on the specific techniques adopted
in pipelined ADC are reported in Chapter 2. Moreover, another way may be
undertaken to increase the accuracy and the efficiency of an ADC, this way is the
digital calibration. In Chapter 3 an overview on digital calibration techniques, and
furthermore a new calibration technique based on Volterra kernels are reported. In
some specific applications, such as software defined radios or micropower sensor,
some circuits should be reconfigurable to be suitable for different radio standard
or process signals with different charateristics. One of this building blocks is the
ADC that should be able to reconfigure the resolution and conversion frequency. A
reconfigurable voltage-scalable ADC pipeline capable to adapt its voltage supply
starting from the required conversion frequency was developed, and the results are
reported in Chapter 4. In Chapter 5, a pipeline ADC based on a novel paradigm for
the feedback loop and its theory is described