161 research outputs found
Recommended from our members
Performance enhancement techniques for low power digital phase locked loops
Desire for low-power, high performance computing has been at core of the symbiotic union between digital circuits and CMOS scaling. While digital circuit performance improves with device scaling, analog circuits have not gained these benefits. As a result, it has become necessary to leverage increased digital circuit performance to mitigate analog circuit deficiencies in nanometer scale CMOS in order to realize world class analog solutions.
In this thesis, both circuit and system enhancement techniques to improve performance of clock generators are discussed. The following techniques were developed: (1) A digital PLL that employs an adaptive and highly efficient way to cancel the effect of supply noise, (2) a supply regulated DPLL that uses low power regulator and improves supply noise rejection, (3) a digital multiplying DLL that obviates the need for high-resolution TDC while achieving sub-picosecond jitter and excellent supply noise immunity, and (4) a high resolution TDC based on a switched ring oscillator, are presented. Measured results obtained from the prototype chips are presented to illustrate the proposed design techniques
An Energy-Efficient Reconfigurable Mobile Memory Interface for Computing Systems
The critical need for higher power efficiency and bandwidth transceiver design has significantly increased as mobile devices, such as smart phones, laptops, tablets, and ultra-portable personal digital assistants continue to be constructed using heterogeneous intellectual properties such as central processing units (CPUs), graphics processing units (GPUs), digital signal processors, dynamic random-access memories (DRAMs), sensors, and graphics/image processing units and to have enhanced graphic computing and video processing capabilities. However, the current mobile interface technologies which support CPU to memory communication (e.g. baseband-only signaling) have critical limitations, particularly super-linear energy consumption, limited bandwidth, and non-reconfigurable data access. As a consequence, there is a critical need to improve both energy efficiency and bandwidth for future mobile devices.;The primary goal of this study is to design an energy-efficient reconfigurable mobile memory interface for mobile computing systems in order to dramatically enhance the circuit and system bandwidth and power efficiency. The proposed energy efficient mobile memory interface which utilizes an advanced base-band (BB) signaling and a RF-band signaling is capable of simultaneous bi-directional communication and reconfigurable data access. It also increases power efficiency and bandwidth between mobile CPUs and memory subsystems on a single-ended shared transmission line. Moreover, due to multiple data communication on a single-ended shared transmission line, the number of transmission lines between mobile CPU and memories is considerably reduced, resulting in significant technological innovations, (e.g. more compact devices and low cost packaging to mobile communication interface) and establishing the principles and feasibility of technologies for future mobile system applications. The operation and performance of the proposed transceiver are analyzed and its circuit implementation is discussed in details. A chip prototype of the transceiver was implemented in a 65nm CMOS process technology. In the measurement, the transceiver exhibits higher aggregate data throughput and better energy efficiency compared to prior works
저 잡음 디지털 위상동기루프의 합성
학위논문 (박사)-- 서울대학교 대학원 : 전기·컴퓨터공학부, 2014. 2. 정덕균.As a device scaling proceeds, Charge Pump PLL has been confronted by many design challenges. Especially, a leakage current in loop filter and reduced dynamic range due to a lower operating voltage make it difficult to adopt a conventional analog PLL architecture for a highly scaled technology. To solve these issues, All Digital PLL (ADPLL) has been widely studied recently. ADPLL mitigates a filter leakage and a reduced dynamic range issues by replacing the analog circuits with digital ones. However, it is still difficult to get a low jitter under low supply voltage. In this thesis, we propose a dual loop architecture to achieve a low jitter even with a low supply voltage. And bottom-up based multi-step TDC and DCO are proposed to meet both fine resolution and wide operation range. In the aspect of design methodology, ADPLL has relied on a full custom design method although ADPLL is fully described in HDL (Hardware Description Language). We propose a new cell based layout technique to automatically synthesize the whole circuit and layout. The test chip has no linearity degradation although it is fully synthesized using a commercially available auto P&R tool. We has implemented an all digital pixel clock generator using the proposed dual loop architecture and the cell based layout technique. The entire circuit is automatically synthesized using 28nm CMOS technology. And s-domain linear model is utilized to optimize the jitter of the dual-loop PLL. Test chip occupies 0.032mm2, and achieves a 15ps_rms integrated jitter although it has extremely low input reference clock of 100 kHz. The whole circuit operates at 1.0V and consumes only 3.1mW.Abstract i
Lists of Figures vii
Lists of Tables xiii
1. Introduction 1
1.1 Thesis Motivation and Organization 1
1.1.1 Motivation 1
1.1.2 Thesis Organization 2
1.2 PLL Design Issues in Scaled CMOS Technology 3
1.2.1 Low Supply Voltage 4
1.2.2 High Leakage Current 6
1.2.3 Device Reliability: NBTI, HCI, TDDB, EM 8
1.2.4 Mismatch due to Proximity Effects: WPE, STI 11
1.3 Overview of Clock Synthesizers 14
1.3.1 Dual Voltage Charge Pump PLL 14
1.3.2 DLL Based Edge Combining Clock Multiplier 16
1.3.3 Recirculation DLL 17
1.3.4 Reference Injected PLL 18
1.3.5 All Digital PLL 19
1.3.6 Flying Adder Clock Synthesizer 20
1.3.7 Dual Loop Hybrid PLL 21
1.3.8 Comparisons 23
2. Tutorial of ADPLL Design 25
2.1 Introduction 25
2.1.1 Motivation for a pure digital 25
2.1.2 Conversion to digital domain 26
2.2 Functional Blocks 26
2.2.1 TDC, and PFD/Charge Pump 26
2.2.2 Digital Loop Filter and Analog R/C Loop Filter 29
2.2.3 DCO and VCO 34
2.2.4 S-domain Model of the Whole Loop 34
2.2.5 ADPLL Loop Design Flow 36
2.3 S-domain Noise Model 41
2.3.1 Noise Transfer Functions 41
2.3.2 Quantization Noise due to Limited TDC Resolution 45
2.3.3 Quantization Noise due to Divider ΔΣ Noise 46
2.3.4 Quantization Noise due to Limited DCO Resolution 47
2.3.5 Quantization Noise due to DCO ΔΣ Dithering 48
2.3.6 Random Noise of DCO and Input Clock 50
2.3.7 Over-all Phase Noise 50
3. Synthesizable All Digital Pixel Clock PLL Design 53
3.1 Overview 53
3.1.1 Introduction of Pixel Clock PLL 53
3.1.1 Design Specifications 55
3.2 Proposed Architecture 60
3.2.1 All Digital Dual Loop PLL 60
3.2.2 2-step controlled TDC 61
3.2.3 3-step controlled DCO 64
3.2.4 Digital Loop Filter 76
3.3 S-domain Noise Model 78
3.4 Loop Parameter Optimization Based on the s-domain Model 85
3.5 RTL and Gate Level Circuit Design 88
3.5.1 Overview of the design flow 88
3.5.2 Behavioral Simulation and Gate level synthesis 89
3.5.1 Preventing a meta-stability 90
3.5.1 Reusable Coding Style 92
3.6 Layout Synthesis 94
3.6.1 Auto P&R 94
3.6.2 Design of Unit Cells 97
3.6.3 Linearity Degradation in Synthesized TDC 98
3.6.4 Linearity Degradation in Synthesized DCO 106
3.7 Experiment Results 109
3.7.1 DCO measurement 109
3.7.2 PLL measurement 113
3.8 Conclusions 117
A. Device Technology Scaling Trends 118
A.1. Motivation for Technology Scaling 118
A.2. Constant Field Scaling 120
A.3. Quasi Constant Voltage Scaling 123
A.4. Device Technology Trends in Real World 124
B. Spice Simulation Tip for a DCO 137
C. Phase Noise to Jitter Conversion 141
Bibliography 144
초록 151Docto
Recommended from our members
Low-power techniques for supply-noise mitigation in phase-locked loops
Modern day digital systems employ frequency
synthesizers to provide a common clock to the system.
They are undergoing large scale integration due to which, mitigation
of the effect of noise on power supply has become a major design consideration
in clocking circuits. Rapid scaling of CMOS technology mandates the
design of frequency synthesizers in a low supply voltage environment.
Maintaining the supply noise immunity of clocking circuits in low-voltage
processes is particularly challenging.
In this thesis, techniques to mitigate the effect of supply-noise
in frequency synthesizers are
explored. The ring-oscillator based frequency synthesizer
is an important part of many clocking circuits.
They are used in various digital communication systems and as a
building block in high speed signalling systems.
They suffer from high sensitivity to power supply noise thereby requiring
careful design considerations to improve its supply noise immunity.
In light of the above, an attempt has been made to
improve the immunity of the ring-oscillator based frequency synthesizer
to noise on the supply voltage. The effect of noise on
the supplies of other building blocks of a frequency synthesizer,
though not as pronounced as that of noise on the ring-oscillator supply,
is quite significant. Analysis of effect of power supply noise on
various building blocks of the frequency synthesizer are presented.
Also, techniques to effectively reduce the effect of power supply noise
on the performance of the frequency synthesizer are presented.
Measured results from proof-of-concept ICs are presented to illustrate the
effectiveness of the proposed techniques.
Clock and data recovery (CDR) circuits which utilize ring-oscillators are
also highly sensitive to power supply noise. Measurement of CDR jitter
tolerance without the use of expensive equipment is another challenge involved
in the design of CDRs. An on-chip jitter tolerance measurement technique is
presented wherein, a phase averaging dual loop CDR architecture is used
which comprises of a phase-locked loop (PLL) inside the CDR loop.
Previously proposed idea of using oversampling in this architecture has proven
to considerably
reduce power consumption in this CDR architecture. In this thesis, an
attempt has been made to further reduce the power consumption.
The PLL in this CDR architecture utilizes the proposed supply regulated PLL
architecture in order to minimize the bit-error rate (BER) of the CDR due to
power supply noise
Design of Phase Locked Loop
In the optical communication in a backbone infra structure, flexibility means, for example, programmable bitrates requiring a PLL with robust operation over a wide range of frequency range. A wide range PLL could be used by different protocols and applications so that
we maximize the reusability and reduce time to market.
In this report we try to present an extended frequency CMOS monolithic VCO design. A negative feedback control algorithm is used to automatically adjust the VCO range according to control voltage. Based on this analog feedback control algorithm, the VCO achieves a wide
range without any pre-register settings.
Here we discuss about different component of PLL (Phase Lock Loop), mainly on Phase Frequency Detectors and VCO (voltage controlled oscillator). Here we proposed different architecture of Phase frequency detectors and also of VCOs and designed many architecture in mentor graphics
Low Power Circuits for Miniature Sensor Systems.
With the development of VLSI technologies, the sensor systems of all kinds of applications have entered our everyday's life. For specific applications such as medical implants, the form factor of such systems is the crucial concern. In order to minimize of size of the power sources with a given lifetime, the ability to operate the system with low power consumption is the key. An effective way of lowering the active power dissipation is through aggressive voltage scaling. For minimal energy operation, the optimum supply voltage is typical lower than the subthreshold voltage. On the other hand, a sensor system spends most of the time idling while only actively obtaining data in a short period of time. As a result, strong power gating is needed for reducing the leakage power. We discuss the design challenges for several building blocks for the sensor system that have not been gotten much emphasis in term of power consumption. To monitor the period for idle time and to wake up the system periodically, two types of ultra low power timers are proposed. The first one utilizes the gate leakage of a MOS transistor to achieve low temperature dependency and large time constant. The second one implements a program-and-hold technique to compensate for the temperature coefficient of a one-shot oscillator with 150pW of average power. We propose a low power temperature sensor that is suitable for passive RFID transponder. To retrieve the data out of the sensor chip, two passive proximity communication schemes are presented. Capacitive coupling can be used for chips on a stack where the key challenge is misalignment. A alignment detection and microplate reconfiguration method is proposed to solve the problem. We also propose a passive inductive coupling scheme using pulse signaling. Compared to the traditional backscattering technique, the limitations on the quality factor of the inductor and the signal sensitivity of the receiver can be relaxed.PhDElectrical EngineeringUniversity of Michigan, Horace H. Rackham School of Graduate Studieshttp://deepblue.lib.umich.edu/bitstream/2027.42/61782/1/yushiang_1.pd
Recommended from our members
Architectures and Circuits Leveraging Injection-Locked Oscillators for Ultra-Low Voltage Clock Synthesis and Reference-less Receivers for Dense Chip-to-Chip Communications
High performance computing is critical for the needs of scientific discovery and economic competitiveness. An extreme-scale computing system at 1000x the performance of today’s petaflop machines will exhibit massive parallelism on multiple vertical fronts, from thousands of computational units on a single processor to thousands of processors in a single data center. To facilitate such a massively-parallel extreme-scale computing, a key challenge is power. The challenge is not power associated with base computation but rather the problem of transporting data from one chip to another at high enough rates. This thesis presents architectures and techniques to achieve low power and area footprint while achieving high data rates in a dense very-short reach (VSR) chip-to-chip (C2C) communication network. High-speed serial communication operating at ultra-low supplies improves the energy-efficiency and lowers the power envelop of a system doing an exaflop of loops. One focus area of this thesis is clock synthesis for such energy-efficient interconnect applications operating at high speeds and ultra-low supplies. A sub-integer clockfrequency synthesizer is presented that incorporates a multi-phase injection-locked ring-oscillator-based prescaler for operation at an ultra-low supply voltage of 0.5V, phase-switching based programmable division for sub-integer clock-frequency synthesis, and automatic calibration to ensure injection lock. A record speed of 9GHz has been demonstrated at 0.5V in 45nm SOI CMOS. It consumes 3.5mW of power at 9.12GHz and 0.052 of area, while showing an output phase noise of -100dBc/Hz at 1MHz offset and RMS jitter of 325fs; it achieves a net of -186.5 in a 45-nm SOI CMOS process. This thesis also describes a receiver with a reference-less clocking architecture for high-density VSR-C2C links. This architecture simplifies clock-tree planning in dense extreme-scaling computing environments and has high-bandwidth CDR to enable SSC for suppressing EMI and to mitigate TX jitter requirements. It features clock-less DFE and a high-bandwidth CDR based on master-slave ILOs for phase generation/rotation. The RX is implemented in 14nm CMOS and characterized at 19Gb/s. It is 1.5x faster that previous reference-less embedded-oscillator based designs with greater than 100MHz jitter tolerance bandwidth and recovers error-free data over VSR-C2C channels. It achieves a power-efficiency of 2.9pJ/b while recovering error-free data (BER 200MHz and the INL of the ILO-based phase-rotator (32- Steps/UI) is <1-LSB. Lastly, this thesis develops a time-domain delay-based modeling of injection locking to describe injection-locking phenomena in nonharmonic oscillators. The model is used to predict the locking bandwidth, and the locking dynamics of the locked oscillator. The model predictions are verified against simulations and measurements of a four-stage differential ring oscillator. The model is further used to predict the injection-locking behavior of a single-ended CMOS inverter based ring oscillator, the lock range of a multi-phase injection-locked ring-oscillator-based prescaler, as well as the dynamics of tracking injection phase perturbations in injection-locked masterslave oscillators; demonstrating its versatility in application to any nonharmonic oscillator
저전력, 저면적 유선 송수신기 설계를 위한 회로 기술
학위논문 (박사)-- 서울대학교 대학원 : 전기·컴퓨터공학부, 2016. 8. 정덕균.In this thesis, novel circuit techniques for low-power and area-efficient wireline transceiver, including a phase-locked loop (PLL) based on a two-stage ring oscillator, a scalable voltage-mode transmitter, and a forwarded-clock (FC) receiver based on a delay-locked-loop (DLL) based per-pin deskew, are proposed.
At first, a two-stage ring PLL that provides a four-phase, high-speed clock for a quarter-rate TX in order to minimize power consumption is presented. Several analyses and verification techniques, ranging from the clocking architectures for a high-speed TX to oscillation failures in a two-stage ring oscillator, are addressed in this thesis. A tri-state-inverter–based frequency-divider and an AC-coupled clock-buffer are used for high-speed operations with minimal power and area overheads. The proposed PLL fabricated in the 65-nm CMOS technology occupies an active area of 0.009 mm2 with an integrated-RMS-jitter of 414 fs from 10 kHz to 100 MHz while consuming 7.6 mW from a 1.2-V supply at 10 GHz. The resulting figure-of-merit is -238.8 dB, which surpasses that of the state-of-the-art ring-PLLs by 4 dB.
Secondly, a voltage-mode (VM) transmitter which offers a wide operation range of 6 to 32 Gb/s, controllable pre-emphasis equalization and output voltage swing without altering output impedance, and a power supply scalability is presented. A quarter-rate clocking architecture is employed in order to maximize the scalability and energy efficiency across the variety of operating conditions. A P-over-N VM driver is used for CMOS compatibility and wide voltage-swing range required for various I/O standards. Two supply regulators calibrate the output impedance of the VM driver across the wide swing and pre-emphasis range. A single phase-locked loop is used to provide a wide frequency range of 1.5-to-8 GHz. The prototype chip is fabricated in 65-nm CMOS technology and occupies active area of 0.48x0.36 mm2. The proposed transmitter achieves 250-to-600-mV single-ended swing and exhibits the energy efficiency of 2.10-to-2.93 pJ/bit across the data rate of 6-to-32 Gb/s.
And last, this thesis describes a power and area-efficient FC receiver and includes an analysis of the jitter tolerance of the FC receiver. In the proposed design, jitter tolerance is maximized according to the analysis by employing a DLL-based de-skewing. A sample-swapping bang-bang phase-detector (SS-BBPD) eliminates the stuck locking caused by the finite delay range of the voltage-controlled delay line (VCDL), and also reduces the required delay range of the VCDL by half. The proposed FC receiver is fabricated in 65-nm CMOS technology and occupies an active area of 0.025 mm2. At a data rate of 12.5 Gb/s, the proposed FC receiver exhibits an energy efficiency of 0.36 pJ/bit, and tolerates 1.4-UIpp sinusoidal jitter of 300 MHz.Chapter 1. Introduction 1
1.1. Motivation 1
1.2. Thesis organization 5
Chapter 2. Phase-Locked Loop Based on Two-Stage Ring Oscillator 7
2.1. Overivew 7
2.2. Background and Analysis of a Two-stage Ring Oscillator 11
2.3. Circuit Implementation of The Proposed PLL 25
2.4. Measurement Results 33
Chapter 3. A Scalable Voltage-Mode Transmitter 37
3.1. Overview 37
3.2. Design Considerations on a Scalable Serial Link Transmitter 40
3.3. Circuit Implementation 46
3.4. Measurement Results 56
Chapter 4. Delay-Locked Loop Based Forwarded-Clock Receiver 62
4.1. Overview 62
4.2. Timing and Data Recovery in a Serial Link 65
4.3. DLL-Based Forwarded-Clock Receiver Characteristics 70
4.4. Circuit Implementation 79
4.5. Measurement Results 89
Chapter 5. Conclusion 94
Appendix 96
Appendix A. Design flow to optimize a high-speed ring oscillator 96
Appendix B. Reflection Issues in N-over-N Voltage-Mode Driver 99
Appendix C. Analysis on output swing and power consumption of the P-over-N voltage-mode driver 107
Appendix D. Loop Dynamics of DLL 112
Bibliography 121
Abstract 128Docto
- …