1,634 research outputs found
A multiple frequency clock generator using wide operation frequency range phase interpolator
[[abstract]]This paper presents a multiple frequency clock generator that is composed of the wide operation frequency range phase interpolator and the phase combiner. The wide operation frequency range phase interpolator is developed using a delay-time-adjustment phase interpolator (DTAPI) circuit with various oscillation frequencies for different clock domain applications. The phase combiner generates multiple clock frequencies through various phase combination inputs generated by the preceding proposed phase interpolators. The varying output transition delay time of the proposed DTAPI is the result of the various oscillation frequencies of the voltage-controlled oscillator. The test chip was fabricated in a 0.18 μm CMOS process with a 1.8 V supply voltage. The measured phase noise and power dissipation are −87.28 dBc/Hz at 1 MHz offset frequency from 88.8 MHz and 1.32 mW, −77.47 dBc/Hz and 2.06 mW from 797.8 MHz, respectively. The duty cycle error rate of the output clock frequency is less than 1.5%.[[notice]]補正完畢[[incitationindex]]SCI[[booktype]]紙
A Programmable Frequency Divider Having a Wide Division Ratio Range, and Close-to-50% Output Duty-Cycle
In Radio Frequency (RF) integrated circuit design field, programmable dividers are getting more and more attentions in recent years. A programmable frequency divider can divide an input frequency by programmable ratios [1]. It is a key component of a frequency synthesizer. It also can be used to generate variable clock-signals for: switched-capacitor filters (SCFs), digital systems with different power-states, as well as multiple clock-signals on the same system-on-a-chip (SOC). These circuits need high performance programmable frequency dividers, operating at high frequencies and having wide division ratio ranges, with binary division ratio controls and 50% output duty-cycle.
Different types of programmable frequency dividers are reviewed and compared. A programmable frequency divider with a wide division ratio range of (8 ~ 524287) has been reported [2]. Because the output duty-cycle of this reported divider is far from 50%, the circuit in [2] has very limited applications. The proposed design solves this problem, without compromising other advantages of the design in [2]. The proposed design is fabricated in a 0.18-μm RF CMOS process. Test results show that the output duty-cycle is 50% when the division ratio is an even number. The duty-cycle is 44.4% when the division ratio is 9. The output duty-cycle becomes closer to 50% when the division ratio is an increasing odd number. For each division ratio, the output duty-cycle remains constant, with different input frequencies from GHz down to kHz ranges, with different temperatures and power supply voltages. This thesis provides an explanation of the design details and test results.
A Phase Locked-Loop (PLL) based frequency synthesizer can generate different output frequencies. A programmable frequency divider is an important component of this type of PLL. Since bandwidth is expensive, it is preferred to reduce the frequency channel distance of a frequency synthesizer. Using a fractional programmable divider, the frequency channel distance of a PLL can be reduced, without reducing the reference frequency or increasing the settling time of the PLL. A frequency synthesizer with a programmable fractional divider is designed and fabricated. A brief description of the PLL design and test results are presented in this dissertation
TDRSS/user satellite timing study
A timing analysis for data readout through the Tracking and Data Relay Satellite System (TDRSS) was presented. Various time tagging approaches were considered and the resulting accuracies delineated. The TDRSS was also defined and described in detail
A TDM synchronization system for multiple access satellite communication
Time Division Multiple Access /TDMA/ system for satellite communication with ground station syste
INJECTION-LOCKING TECHNIQUES FOR MULTI-CHANNEL ENERGY EFFICIENT TRANSMITTER
Ph.DDOCTOR OF PHILOSOPH
비디오 클럭 주파수 보상 구조를 이용한 디스플레이포트 수신단 설계
학위논문 (박사)-- 서울대학교 대학원 : 전기·컴퓨터공학부, 2014. 8. 정덕균.This thesis presents the design of DisplayPort receiver which is a high speed digital display interface replacing existing interfaces such as DVI, HDMI, LVDS and so on. The two prototype chips are fabricated, one is a 5.4/2.7/1.62-Gb/s multi-rate DisplayPort receiver and the other is a 2.7/1.62-Gb/s multi-rate Embedded DisplayPort (eDP) receiver for an intra-panel display interface.
The first receiver which is designed to support the external box-to-box display connection provides up to 4K resolution (4096×2160) with the maximum data rate of 21.6 Gb/s when 4 lanes are all used. The second one aims to connect internal chip-to-chip connection such as graphic processors to display panels in notebooks or tablet PCs. It supports the maximum data rate of 10.8 Gb/s with 4-lane operation which is able to provide the resolution of WQXGA (2560×1600). Since there is no dedicated clock channel, it must contain clock and data recovery (CDR) circuit to extract the link clock from the data stream. All-Digital CDR (ADCDR) is adopted for area efficiency and better performances of the multi-rate operation. The link rate is fixed but the video clock frequency range is fairly wide for supporting all display resolutions and frame rates. Thus, the wide range video clock frequency synthesizer is essential for reconstructing the transmitted video data.
A source device starts link training before transmitting video data to recover the clock and establish the link. When the loss of synchronization between the source device and the sink device happens, it usually restarts the link training and try to re-establish the link. Since link training spends several milliseconds for initializing, the video image is not displayed properly in the sink device during this interval. The proposed clock recovery scheme can significantly shorten the time to recover from the link failure with the ADCDR topology. Once the link is established after link training, the ADCDR memorizes the DCO codes of the synchronization state and when the loss of synchronization happens, it restores the previous DCO code so that the clock is quickly recovered from the failure state without the link re-training.
The direct all-digital frequency synthesizer is proposed to generate the cycle-accurate video clock frequency. The video clock frequency has wide range to cover all display formats and is determined by the division ratio of large M and N values. The proposed frequency synthesizer using a programmable integer divider and a multi-phase switching fractional divider with the delta-sigma modulation exhibits better performances and reduces the design complexity operating with the existing clock from the ADCDR circuit. In asynchronous clock system, the transmitted M value which changes over time is measured by using a counter running with the long reference period (N cycles) and updated once per blank period. Thus, the transmitted M is not accurate due to its low update rate, transport latency and quantization error. The proposed frequency error compensation scheme resolves these problems by monitoring the status of FIFO between the clock domains.
The first prototype chip is fabricated in a 65-nm CMOS process and the physical layer occupies 1.39 mm2 and the estimated area of the link layer is 2.26 mm2. The physical layer dissipates 86/101/116 mW at 1.62/2.7/5.4 Gb/s data rate with all 4-lane operation. The power consumption of the link layer is 107/145/167 mW at 1.62/2.7/5.4 Gb/s. The second prototype chip, fabricated in a 0.13μm CMOS process, presents the physical layer area of 1.59 mm2 and the link layer area of 3.01 mm2. The physical layer dissipates 21 mW at 1.62 Gb/s and 29 mW at 2.7 Gb/s with 2-lane operation. The power consumption of the link layer is 31 mW at 1.62 Gb/s and 41 mW at 2.7 Gb/s with 2-lane operation. The core area of the video clock synthesizer occupies 0.04 mm2 and the power dissipation is 5.5 mW at a low bit rate and 9.1 mW at a high bit rate. The output frequency range is 25 to 330 MHz.ABSTRACT I
CONTENTS IV
LIST OF FIGURES VII
LIST OF TABLES XII
CHAPTER 1 INTRODUCTION 1
1.1 BACKGROUND 1
1.2 MOTIVATION 4
1.3 THESIS ORGANIZATION 12
CHAPTER 2 DIGITAL DISPLAY INTERFACE 13
2.1 OVERVIEW 13
2.2 DISPLAYPORT INTERFACE CHARACTERISTICS 18
2.2.1 DISPLAYPORT VERSION 1.2 18
2.2.2 EMBEDDED DISPLAYPORT VERSION 1.2 21
2.3 DISPLAYPORT INTERFACE ARCHITECTURE 23
2.3.1 LAYERED ARCHITECTURE 23
2.3.2 MAIN STREAM PROTOCOL 27
2.3.3 INITIALIZATION AND LINK TRAINING 30
2.3.3 VIDEO STREAM CLOCK RECOVERY 35
CHAPTER 3 DESIGN OF DISPLAYPORT RECEIVER 39
3.1 OVERVIEW 39
3.2 PHYSICAL LAYER 43
3.3 LINK LAYER 55
3.3.1 OVERALL ARCHITECTURE 55
3.3.2 AUX CHANNEL 58
3.3.3 VIDEO TIMING GENERATION 61
3.3.4 CONTENT PROTECTION 63
3.3.5 AUDIO TRANSMISSION 66
3.4 EXPERIMENTAL RESULTS 68
CHAPTER 4 DESIGN OF EMBEDDED DISPLAYPORT RECEIVER 81
4.1 OVERVIEW 81
4.2 PHYSICAL LAYER 84
4.3 LINK LAYER 88
4.3.1 OVERALL ARCHITECTURE 88
4.3.2 MAIN LINK STREAM 90
4.3.3 CONTENT PROTECTION 93
4.4 PROPOSED CLOCK RECOVERY SCHEME 94
4.5 EXPERIMENTAL RESULTS 100
CHAPTER 5 PROPOSED VIDEO CLOCK SYNTHESIZER AND FREQUENCY CONTROL SCHEME 113
5.1 MOTIVATION 113
5.2 PROPOSED VIDEO CLOCK SYNTHESIZER 115
5.3 BUILDING BLOCKS 121
5.4 FREQUENCY ERROR COMPENSATION 126
5.5 EXPERIMENTAL RESULTS 131
CHAPTER 6 CONCLUSION 138
BIBLIOGRAPHY 141
초 록 152Docto
The S2 VLBI Correlator: A Correlator for Space VLBI and Geodetic Signal Processing
We describe the design of a correlator system for ground and space-based
VLBI. The correlator contains unique signal processing functions: flexible LO
frequency switching for bandwidth synthesis; 1 ms dump intervals, multi-rate
digital signal-processing techniques to allow correlation of signals at
different sample rates; and a digital filter for very high resolution
cross-power spectra. It also includes autocorrelation, tone extraction, pulsar
gating, signal-statistics accumulation.Comment: 44 pages, 13 figure
Integrated Electronics for Wireless Imaging Microsystems with CMUT Arrays
Integration of transducer arrays with interface electronics in the form of single-chip CMUT-on-CMOS has emerged into the field of medical ultrasound imaging
and is transforming this field. It has already been used in several commercial products such as handheld full-body imagers and it is being implemented by commercial and academic groups for Intravascular Ultrasound and Intracardiac Echocardiography. However, large attenuation of ultrasonic waves transmitted through
the skull has prevented ultrasound imaging of the brain. This research is a prime
step toward implantable wireless microsystems that use ultrasound to image the
brain by bypassing the skull. These microsystems offer autonomous scanning
(beam steering and focusing) of the brain and transferring data out of the brain for
further processing and image reconstruction.
The objective of the presented research is to develop building blocks of an integrated electronics architecture for CMUT based wireless ultrasound imaging systems while providing a fundamental study on interfacing CMUT arrays with their
associated integrated electronics in terms of electrical power transfer and acoustic
reflection which would potentially lead to more efficient and high-performance
systems.
A fully wireless architecture for ultrasound imaging is demonstrated for the
first time. An on-chip programmable transmit (TX) beamformer enables phased
array focusing and steering of ultrasound waves in the transmit mode while its
on-chip bandpass noise shaping digitizer followed by an ultra-wideband (UWB)
uplink transmitter minimizes the effect of path loss on the transmitted image data
out of the brain. A single-chip application-specific integrated circuit (ASIC) is de-
signed to realize the wireless architecture and interface with array elements, each
of which includes a transceiver (TRX) front-end with a high-voltage (HV) pulser,
a high-voltage T/R switch, and a low-noise amplifier (LNA). Novel design techniques are implemented in the system to enhance the performance of its building
blocks.
Apart from imaging capability, the implantable wireless microsystems can include a pressure sensing readout to measure intracranial pressure. To do so, a
power-efficient readout for pressure sensing is presented. It uses pseudo-pseudo
differential readout topology to cut down the static power consumption of the sensor for further power savings in wireless microsystems.
In addition, the effect of matching and electrical termination on CMUT array
elements is explored leading to new interface structures to improve bandwidth
and sensitivity of CMUT arrays in different operation regions. Comprehensive
analysis, modeling, and simulation methodologies are presented for further investigation.Ph.D
- …