50 research outputs found
Four-element phased-array beamformers and a self-interference canceling full-duplex transciver in 130-nm SiGe for 5G applications at 26 GHz
This thesis is on the design of radio-frequency (RF) integrated front-end circuits for next generation 5G communication systems. The demand for higher data rates and lower latency in 5G networks can only be met using several new technologies including, but not limited to, mm-waves, massive-MIMO, and full-duplex. Use of mm-waves provides more bandwidth that is necessary for high data rates at the cost of increased attenuation in air. Massive-MIMO arrays are required to compensate for this increased path loss by providing beam steering and array gain. Furthermore, full duplex operation is desirable for improved spectrum efficiency and reduced latency. The difficulty of full duplex operation is the self-interference (SI) between transmit (TX) and receive (RX) paths. Conventional methods to suppress this interference utilize either bulky circulators, isolators, couplers or two separate antennas. These methods are not suitable for fully-integrated full-duplex massive-MIMO arrays. This thesis presents circuit and system level solutions to the issues summarized above, in the form of SiGe integrated circuits for 5G applications at 26 GHz. First, a full-duplex RF front-end architecture is proposed that is scalable to massive-MIMO arrays. It is based on blind, RF self-interference cancellation that is applicable to single/shared antenna front-ends. A high resolution RF vector modulator is developed, which is the key building block that empowers the full-duplex frontend architecture by achieving better than state-of-the-art 10-b monotonic phase control. This vector modulator is combined with linear-in-dB variable gain amplifiers and attenuators to realize a precision self-interference cancellation circuitry. Further, adaptive control of this SI canceler is made possible by including an on-chip low-power IQ downconverter. It correlates copies of transmitted and received signals and provides baseband/dc outputs that can be used to adaptively control the SI canceler. The solution comes at the cost of minimal additional circuitry, yet significantly eases linearity requirements of critical receiver blocks at RF/IF such as mixers and ADCs. Second, to complement the proposed full-duplex front-end architecture and to provide a more complete solution, high-performance beamformer ICs with 5-/6- b phase and 3-/4-b amplitude control capabilities are designed. Single-channel, separate transmitter and receiver beamformers are implemented targeting massive- MIMO mode of operation, and their four-channel versions are developed for phasedarray communication systems. Better than state-of-the-art noise performance is obtained in the RX beamformer channel, with a full-channel noise figure of 3.3 d
Recommended from our members
Efficient, High power Precision RF and mmWave Digital Transmitter Architectures
Digital transmitters offer several advantages over conventional analog transmitters such as reconfigurability, elimination of scaling-unfriendly, power hungry and bulky analog blocks and portability across technology. The rapid advancement of technology in CMOS processes also enables integration of complex digital signal processing circuitry on the same die as the digital transmitter to compensate for their non-idealities. The use of this digital assistance can, for instance, enable the use of highly efficient but nonlinear switching-class power amplifiers by compensating for their severe nonlinearity through digital predistortion. While this shift to digitally intensive transmitter architectures is propelled by the benefits stated above, several pressing challenges arise that vary in their nature depending on the frequency of operation - from RF to mmWave.
Millimeter wave CMOS power amplifiers have traditionally been limited in output power due to the low breakdown voltage of scaled CMOS technologies and poor quality of on-chip passives. Moreover, high data-rates and efficient spectrum utilization demand highly linear power amplifiers with high efficiency under back-off. However, linearity and high efficiency are traditionally at odds with each other in conventional power amplifier design. In this dissertation, digital assistance is used to relax this trade-off and enable the use of state-of-the-art switching class power amplifiers. A novel digital transmitter architecture which simultaneously employs aggressive device-stacking and large-scale power combining for watt-class output power, dynamic load modulation for linearization, and improved efficiency under back-off by supply-switching and load modulation is presented.
At RF frequencies, while the problem of watt-class power amplification has been long solved, more pressing challenges arise from the crowded spectrum in this regime. A major drawback of digital transmitters is the absence of a reconstruction filter after digital-to-analog conversion which causes the baseband quantization noise to get upconverted to RF and amplified at the output of the transmitter. In high power transmitters, this upconverted noise can be so strong as to prevent their use in FDD systems due to receiver desensitization or impose stringent coexistence challenges. In this dissertation, new quantization noise suppression techniques are presented which, for the first time, contribute toward making watt-class fully-integrated digital RF transmitters a viable alternative for FDD and coexistence scenarios. Specifically, the techniques involve embedding a mixed-domain multi-tap FIR filter within highly-efficient watt-class switching power amplifiers to suppress quantization noise, enhancing the bandwidth of noise suppression, enabling tunable location of suppression and overcoming the limitations of purely digital-domain filtering techniques for quantization noise
New Architectures for Low Complexity Scalable Phased Arrays
Inspired by the unique advantages of phased arrays in communication and radar systems, i.e. their capability to increase the channel capacity, signal-to-noise ratio, directivity, and radar resolution, this dissertation presents novel architectures for low-complexity scalable phased arrays to facilitate their widespread use in commercial applications. In phased arrays, phase shifters are one of the key components responsible for adjusting the signal phase across the array elements. In general, phase shifters and their control circuitry play a significant role in determining the complexity and size of conventional phased arrays. To reduce phased arrays’ complexity and size without degrading their performance, two new circuit architectures for scalable phased arrays with a significantly reduced number of phase shifters and control signals are presented. These architectures can be utilized for designing phased arrays in receive as well as transmit mode. The phased arrays designed based on the proposed architectures are intended for applications such as 5G communications and automotive radars for advanced driver assistance systems (ADAS) and autonomous vehicles.PHDElectrical EngineeringUniversity of Michigan, Horace H. Rackham School of Graduate Studieshttps://deepblue.lib.umich.edu/bitstream/2027.42/147494/1/noyan_1.pd
Digitally-Modulated Transmitter for Wireless Communications
With the increased digital processing capabilities of sub-micron CMOS nodes, pushing the digital world towards the antenna is becoming attractive, enabling higher reconfigurability of the transmitter, therefore, more degrees of freedom to end-users. More specifically, by adopting an RF-DAC (DAC working at RF frequency) instead of the traditional Power Amplifier block allows for increased performance of the whole transmitter. Hence, a polar transmitter is being studied and an implementation in 130 nm CMOS node is expected
Electronics for Sensors
The aim of this Special Issue is to explore new advanced solutions in electronic systems and interfaces to be employed in sensors, describing best practices, implementations, and applications. The selected papers in particular concern photomultiplier tubes (PMTs) and silicon photomultipliers (SiPMs) interfaces and applications, techniques for monitoring radiation levels, electronics for biomedical applications, design and applications of time-to-digital converters, interfaces for image sensors, and general-purpose theory and topologies for electronic interfaces
Advances in Solid State Circuit Technologies
This book brings together contributions from experts in the fields to describe the current status of important topics in solid-state circuit technologies. It consists of 20 chapters which are grouped under the following categories: general information, circuits and devices, materials, and characterization techniques. These chapters have been written by renowned experts in the respective fields making this book valuable to the integrated circuits and materials science communities. It is intended for a diverse readership including electrical engineers and material scientists in the industry and academic institutions. Readers will be able to familiarize themselves with the latest technologies in the various fields
Investigation of high bandwith biodevices for transcutaneous wireless telemetry
PhD ThesisBIODEVICE implants for telemetry are increasingly applied today in various areas
applications. There are many examples such as; telemedicine, biotelemetry, health care,
treatments for chronic diseases, epilepsy and blindness, all of which are using a wireless
infrastructure environment. They use microelectronics technology for diagnostics or monitoring
signals such as Electroencephalography or Electromyography. Conceptually the biodevices are
defined as one of these technologies combined with transcutaneous wireless implant telemetry
(TWIT). A wireless inductive coupling link is a common way for transferring the RF power and
data, to communicate between a reader and a battery-less implant. Demand for higher data rate
for the acquisition data returned from the body is increasing, and requires an efficient modulator
to achieve high transfer rate and low power consumption. In such applications, Quadrature Phase
Shift Keying (QPSK) modulation has advantages over other schemes, and double the symbol rate
with respect to Binary Phase Shift Keying (BPSK) over the same spectrum band. In contrast to
analogue modulators for generating QPSK signals, where the circuit complexity and power
dissipation are unsuitable for medical purposes, a digital approach has advantages. Eventually a
simple design can be achieved by mixing the hardware and software to minimize size and power
consumption for implantable telemetry applications. This work proposes a new approach to
digital modulator techniques, applied to transcutaneous implantable telemetry applications;
inherently increasing the data rate and simplifying the hardware design. A novel design for a
QPSK VHDL modulator to convey a high data rate is demonstrated. Essentially, CPLD/FPGA
technology is used to generate hardware from VHDL code, and implement the device which
performs the modulation. This improves the data transmission rate between the reader and
biodevice. This type of modulator provides digital synthesis and the flexibility to reconfigure and
upgrade with the two most often languages used being VHDL and Verilog (IEEE Standard)
being used as hardware structure description languages. The second objective of this thesis is to
improve the wireless coupling power (WCP). An efficient power amplifier was developed and a
new algorithm developed for auto-power control design at the reader unit, which monitors the
implant device and keeps the device working within the safety regulation power limits (SAR). The proposed system design has also been modeled and simulated with MATLAB/Simulink to
validate the modulator and examine the performance of the proposed modulator in relation to its
specifications.Higher Education Ministry in Liby
Low Power Circuit Design in Sustainable Self Powered Systems for IoT Applications
The Internet-of-Things (IoT) network is being vigorously pushed forward from many fronts in
diverse research communities. Many problems are still there to be solved, and challenges are found
among its many levels of abstraction. In this thesis we give an overview of recent developments
in circuit design for ultra-low power transceivers and energy harvesting management units for the
IoT.
The first part of the dissertation conducts a study of energy harvesting interfaces and optimizing
power extraction, followed by power management for energy storage and supply regulation. we
give an overview of the recent developments in circuit design for ultra-low power management
units, focusing mainly in the architectures and techniques required for energy harvesting from
multiple heterogeneous sources. Three projects are presented in this area to reach a solution that
provides reliable continuous operation for IoT sensor nodes in the presence of one or more natural
energy sources to harvest from.
The second part focuses on wireless transmission, To reduce the power consumption and boost
the Tx energy efficiency, a novel delay cell exploiting current reuse is used in a ring-oscillator
employed as the local oscillator generator scheme. In combination with an edge-combiner power
amplifier, the Tx showed a measured energy efficiency of 0.2 nJ=bit and a normalized energy
efficiency of 3.1 nJ=bit:mW when operating at output power levels up to -10 dBm and data rates
of 3 Mbps